## intel

## 8X9X USER'S MANUAL

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.
Intel retains the right to make changes to these specifications at any time, without notice.
Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order. MDS is an ordering code only and is not used as a product name or trademark of Intel Corporation.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.
*Other brands and names are the property of their respective owners.
Additional copies of this document or other Intel literature may be obtained from:
Intel Corporation
Literature Sales
P.O. Box 7641

Mt. Prospect, IL 60056-7641
or call 1-800-879-4683
c.INTEL CORPORATION, 1993
8X9X CONTENTS ..... PAGE
USER'S MANUAL chapter 1
MCS 96 8X9X
Architectural Overview ..... 1-1
CHAPTER 2
8X9X Hardware Design Information ..... 2-1
CHAPTER 3
8X9X Quick Reference ..... 3-1

MCS ${ }^{\oplus} 96$ 8X9X Architectural Overview

# MCS ${ }^{\circledR}-96$ 8X9X Architectural Overview 

## MCS ${ }^{\circledR}$-96 8X9X ARCHITECTURAL OVERVIEW

## CONTENTS

1.0 CPU OPERATION ..... 1-3
1.1 CPU Buses ..... 1-3
1.2 CPU Register File ..... 1-4
1.3 RALU Control ..... 1-4
1.4 RALU ..... 1-4
1.5 Internal Timing ..... 1-5
2.0 MEMORY SPACE ..... 1-6
2.1 Register File ..... 1-6
2.2 Special Function Registers ..... 1-7
2.3 Power Down ..... $1-7$
2.4 Reserved Memory Spaces ..... 1-9
2.5 Internal ROM and EPROM ..... 1-9
2.6 Internal Executable RAM (XRAM)-8X9XJF Only ..... 1-10
2.7 Memory Controller ..... 1-10
2.8 System Bus ..... 1-10
3.0 SOFTWARE OVERVIEW ..... 1-17
3.1 Operand Types ..... 1-17
3.2 Operand Addressing ..... 1-18
3.3 Program Status Word ..... 1-20
3.4 Instruction Set ..... 1-21
3.5 Software Standards and Conventions ..... 1-25
4.0 INTERRUPT STRUCTURE ..... 1.26
4.1 Interrupt Control ..... $1-28$
4.2 Interrupt Priorities ..... 1-28
4.3 Critical Regions ..... 1-29
4.4 Interrupt Timing ..... 1-30
5.0 TIMERS ..... 1-31
5.1 Timer 1 ..... 1-31
5.2 Timer 2 ..... 1-31
5.3 Timer Interrupts ..... 1-31
5.4 Timer Related Sections ..... 1-32
6.0 HIGH SPEED INPUTS ..... 1.32
6.1 HSI Modes ..... 1-33
6.2 HSI FIFO ..... 1-33
6.3 HSI Interrupts ..... 1-33
6.4 HSI Status ..... 1-33
CONTENTS PAGE
7.0 HIGH SPEED OUTPUTS ..... 1-34
7.1 HSO CAM ..... 1-34
7.2 HSO Status ..... 1-35
7.3 Clearing the HSO ..... 1-35
7.4 Using Timer 2 with the HSO ..... 1-35
7.5 Software Timers ..... 1-36
8.0 ANALOG INTERFACE ..... 1-36
8.1 Analog Inputs ..... 1-36
8.2 A/D Commands ..... 1-37
8.3 A/D Results ..... 1-37
8.4 Pulse Width Modulation Output (D/A) ..... 1-38
8.5 PWM Using the HSO ..... 1-39
9.0 SERIAL PORT ..... 1-39
9.1 Serial Port Modes ..... 1-39
9.2 Controlling the Serial Port ..... 1-40
9.3 Determining Baud Rates ..... 1-41
9.4 Multiprocessor Communications ..... 1-42
10.0 1/O PORTS ..... 1-42
10.1 Input Ports ..... 1-42
10.2 Quasi-Bidirectional Ports ..... 1-43
10.3 Output Ports ..... 1-43
10.4 Ports 3 and 4/AD0-15 ..... 1-43
11.0 STATUS AND CONTROL REGISTERS ..... 1-44
11.1 I/O Control Register 0 (IOCO) ..... 1-44
11.2 1/O Control Register 1 (IOC1) ..... 1-45
11.3 I/O Status Register 0 (IOSO) ..... 1-45
11.4 I/O Status Register 1 (IOS1) ..... 1-45
12.0 WATCHDOG TIMER ..... 1-46
12.1 Software Protection Hints ..... 1-46
12.2 Disabling the Watchdog ..... 1-46
13.0 RESET ..... $1-46$
13.1 Reset Signal ..... 1-46
13.2 Reset Status ..... 1-47
13.3 Reset Sync Mode ..... 1-47

This overview is written about the $8 \mathrm{X} 9 \mathrm{XBH}, 8 \mathrm{X} 9 \mathrm{XJF}$, and 8 X 98 devices. These devices are generically referred to as the 8 X 9 X . All information in this overview refers to the 8 X 9 XBH , the $8 \mathrm{X9XJF}$, and the 8 X 98 unless otherwise noted.

The 8 X 9 X can be separated into several sections for the purpose of describing its operation. There is a 16 -bit CPU, a programmable High Speed I/O Unit, an analog to digital converter, a serial port, and a Pulse Width Modulated (PWM) output for digital to analog conversion. In addition to these functional units, there are some sections which support overall operation of the chip such as the clock generator. The CPU and the programmable 1/O make the 8 X 9 X very different from any other microcontroller. Let us first examine the CPU.

### 1.0 CPU OPERATION

The major components of the CPU on the 8 X 9 X are the Register File and the RALU. Communication with the outside world is done through either the Special Function Registers (SFRs) or the Memory Controller. The RALU (Register/Arithmetic Logic Unit) does not use an accumulator, it operates directly on the 256-byte register space made up of the Register File and the SFRs. Efficient I/O operations are possible by directly controlling the I/O through the SFRs. The main benefits of this structure are the ability to quickly change context, the absence of accumulator bottleneck, and fast throughput and I/O times.

### 1.1 CPU Buses

A "Control Unit" and two buses connect the Register File and RALU. Figure 1 shows the CPU with its


Figure 1. Block Diagram
major bus connections. The two buses are the "A-Bus" which is 8 -bits wide, and the "D-Bus" which is 16 -bits wide. The D-Bus transfers data only between the RALU and the Register File or Special Function Registers (SFRs). The A-Bus is used as the address bus for the above transfers or as a multiplexed address/data bus connecting to the "Memory Controller". Any accesses of either the internal ROM or external memory are done through the Memory Controller.

Within the memory controller is a slave program counter (Slave PC) which keeps track of the PC in the CPU. By having most program fetches from memory referenced to the slave PC, the processor saves time as addresses seldom have to be sent to the memory controller. If the address jumps sequence then the slave PC is loaded with a new value and processing continues. Data fetches from memory are also done through the memory controller, but the slave PC is bypassed for this operation.

### 1.2 CPU Register File

The Register File contains 232 bytes of RAM which can be accessed as bytes, words, or double-words. Since each of these locations can be used by the RALU, there are essentially 232 "accumulators". The first word in
the Register File is reserved for use as the stack pointer so it can not be used for data when stack manipulations are taking place. Addresses for accessing the Register File and SFRs are temporarily stored in two 8-bit address registers by the CPU hardware.

### 1.3 RALU Control

Instructions to the RALU are taken from the A-Bus and stored temporarily in the instruction register. The Control Unit decodes the instructions and generates the correct sequence of signals to have the RALU perform the desired function. Figure 1 shows the instruction register and the control unit.

### 1.4 RALU

Most calculations performed by the 8 X 9 X take place in the RALU. The RALU, shown in Figure 2, contains a 17-bit ALU, the Program Status Word (PSW), the Program Counter (PC), a loop counter, and three temporary registers. All of the registers are 16 -bits or 17 -bits ( $16+$ sign extension) wide. Some of the registers have the ability to perform simple operations to offload the ALU.


270250-2
Figure 2. RALU Block Diagram

A separate incrementor is used for the PC; however, jumps must be handied through the ALU. Two of the temporary registers have their own shift logic. These registers are used for the operations which require logical shifts, including Normalize, Multiply, and Divide. The "Lower Word" register is used only when doubleword quantities are being shifted, the "Upper Word" register is used whenever a shift is performed or as a temporary register for many instructions. Repetitive shifts are counted by the 5-bit "Loop Counter".

A temporary register is used to store the second operand of two operand instructions. This includes the multiplier during multiplications and the divisor during divisions. To perform subtractions, the output of this register can be complemented before being placed into the " $B$ " input of the ALU.

The DELAY shown in Figure 2 is used to convert the 16 -bit bus into an 8 -bit bus. This is required as all addresses and instructions are carried on the 8-bit A-Bus. Several constants, such as 0,1 and 2 are stored in the RALU for use in speeding up certain calculations. These come in handy when the RALU needs to make a 2 's complement number or perform an increment or decrement instruction.

### 1.5 Internal Timing

The 8 X 9 X requires an input clock frequency of between 6.0 MHz and 12 MHz to function. This frequency can be applied directly to XTAL1. Alternatively, since XTAL1 and XTAL2 are inputs and outputs of an inverter, it is also possible to use a crystal to generate the clock. A block diagram of the oscillator section is shown in Figure 3. Details of the circuit and suggestions for its use can be found in Section 1 of the Hardware Design chapter.

The crystal or external oscillator frequency is divided by 3 to generate the three internal timing phases as shown in Figure 4. Each of the internal phases repeat every 3 oscillator periods: 3 oscillator periods are referred to as one "state time", the basic time measurement for 8X9X operations. Most internal operations are synchronized to either Phase A, B or C, each of which have a $33 \%$ duty cycle. Phase $A$ is represented externally by CLKOUT, a signal available on the 68 -pin device. Phases B and C are not available externally. The relationships of XTAL1, CLKOUT, and Phases A, B, and C are shown in Figure 4. It should be noted that propagation delays have not been taken into account in this diagram. Details on these and other timing relationships can be found in the Hardware Design chapter.


Figure 3. Block Diagram of Oscillator
The $\overline{\text { RESET }}$ line can be used to start the 8X9X at an exact time to provide for synchronization of test equipment and multiple chip systems. Use of this feature is fully explained under RESET, Section 13.


Figure 4. Internal Timings Relative to XTAL 1

### 2.0 MEMORY SPACE

The addressable memory space on the 8X9X consists of 64 K bytes, most of which is available to the user for program or data memory. Locations which have special purposes are 0000 H through $00 \mathrm{FFH}, 0100 \mathrm{H}$ through 01 FFH ( 8 X 9 XJF only), and 1FFEH through 2080 H . All other locations can be used for either program or data storage or for memory mapped peripherals. A memory map is shown in Figure 5.

### 2.1 Register File

Locations 00 H through OFFH contain the Register File and Special Function Registers, (SFRs). No code can be executed from this internal RAM section. If an attempt to execute instructions from locations 000 H through OFFH is made, the instructions will be fetched from external memory. This section of external memory is reserved for use by Intel development tools. Execution of a nonmaskable interrupt (NMI) will force a


Figure 5. Memory Map
call to external location 0000 H , therefore, the NMI and TRAP interrupt are also reserved for Intel development tools.

The RALU can operate on any of the 256 internal register locations. Locations 00 H through 17 H are used to access the SFRs. Locations 18 H and 19 H contain the stack pointer. These are not SFRs, and may be used as standard RAM if stack operations are not being performed. The stack pointer must be initialized by the user program and can point anywhere in the 64 K memory space. The stack builds down. There are no restrictions on the use of the remaining 230 locations except that code cannot be executed from them.

### 2.2 Special Function Registers

All of the I/O on the 8X9X is controlled through the SFRs. Many of these registers serve two functions; one if they are read from, the other if they are written to. Figure 5 shows the locations and names of these registers. A summary of the capabilities of each of these registers is shown in Figure 6, with complete descriptions reserved for later sections.

There are several restrictions on using special function registers.

Neither the source or destination addresses of the Multiply and Divide instructions can be a writable special function register.

These registers may not be used as base or index registers for indirect or indexed instructions.

These registers can only be accessed as bytes unless otherwise specified in Figure 6. Note that some of these registers can only be accessed as words, and not as bytes.

Within the SFR space are several registers labeled "RESERVED". These registers are reserved for future expansion and test purposes. Operations should not be performed with these registers as reads from them and writes to them may produce unexpected results. For example, in some versions of the $8 \mathrm{X9X}$ writing to location OCH will set both timers to OFFFXH. This may not be the case in future products, so it should not be used as a feature.

### 2.3 Power Down

The upper 16 RAM locations ( 0 FOH through 0FFH) receive their power from the $V_{P D}$ pin. If it is desired to keep the memory in these locations alive during a power down situation, one need only keep voltage on the $\mathrm{V}_{\mathrm{PD}}$ pin. The current required to keep the RAM alive is approximately 1 milliamp (refer to the data sheet for the exact specification). Both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PD}}$ must have power applied for normal operation. If $\mathrm{V}_{\text {PD }}$ is not applied the power down RAM will not function properly, even if $\mathrm{V}_{\mathrm{CC}}$ is applied.

To place the 8 X 9 X into a power down mode, the RESET pin is pulled low. Two state times later the device will be in reset. This is necessary to prevent the device from writing into RAM as the power goes down. The power may now be removed from the $\mathrm{V}_{\mathrm{CC}}$ pin, the $V_{P D}$ pin must remain within specifications. The 8X9X can remain in this state for any amount of time and the 16 RAM bytes will retain their values.

To bring the 8X9X out of power down, $\overline{\text { RESET }}$ is held low while $\mathrm{V}_{\mathrm{CC}}$ is applied. Two state times after the oscillator has stabilized, the RESET pin can be pulled high. The 8X9X will begin to execute code at location 02080H 10 state times after RESET is pulled high. Figure 7 shows a timing diagram of the power down sequence. To ensure that the 2 state time minimum reset time (synchronous with CLKOUT) is met, it is recommended that 10 XTAL1 cycles be used. Suggestions for actual hardware connections are given in the Hardware Design Chapter. Reset is discussed in Section 13.

To determine if a reset is a return from power down or a complete cold start a "key" can be written into pow-er-down RAM while the device is running. This key can be checked on reset to determine which type of reset has occurred. In this way the validity of the pow-er-down RAM can be verified. The length of this key determines the probability that this procedure will work, however, there is always a statistical chance that the RAM will power up with a replica of the key.

Under most circumstances, the power-fail indicator which is used to initiate a power-down condition must come from the unfiltered, unregulated section of the power supply. The power supply must have sufficient storage capacity to operate the $8 \mathrm{X9X}$ until it has completed its reset operation.

| Register | Description | Section |
| :---: | :---: | :---: |
| R0 | Zero Register - Always reads as a zero, useful for a base when indexing and as a constant for calculations and compares. | 3 |
| AD_RESULT | A/D Result Hi/Low - Low and high order Results of the A/D converter (byte read only) | 8 |
| AD_COMMAND | A/D Command Register - Controls the A/D | 8 |
| HSI_MODE | HSI Mode Register - Sets the mode of the High Speed Input unit. | 6 |
| HSI_TIME | HSI Time Hi/Lo - Contains the time at which the High Speed Input unit was triggered. (word read only) | 6 |
| HSO_TIME | HSO Time Hi/Lo - Sets the time or count for the High Speed Output to execute the command in the Command Register. (word write only) | 7 |
| HSO_COMMAND | HSO Command Register - Determines what will happen at the time loaded into the HSO Time registers. | 7 |
| HSI_STATUS | HSI Status Registers - Indicates which HSI pins were detected at the time in the HSI Time registers and the current state of the pins. | 6 |
| SBUF (TX) | Transmit buffer for the serial port, holds contents to be outputted. | 9 |
| SBUF (RX) | Receive buffer for the serial port, holds the byte just received by the serial port. | 9 |
| INT_MASK | Interrupt Mask Register - Enables or disables the individual interrupts. | 4 |
| INT_PENDING | Interrupt Pending Register — Indicates that an interrupt signal has occurred on one of the sources and has not been serviced. | 4 |
| WATCHDOG | Watchdog Timer Register - Written to periodically to hold off automatic reset every 64 K state times. | 12 |
| TIMER1 | Timer 1 Hi/Lo - Timer 1 high and low bytes. (word read only) | 5 |
| TIMER2 | Timer $2 \mathrm{Hi} / \mathrm{Lo}$ - Timer 2 high and low bytes. (word read only) | 5 |
| IOPORTO | Port 0 Register - Levels on pins of port 0. | 10 |
| BAUD_RATE | Register which determines the baud rate, this register is loaded sequentially. | 9 |
| IOPORT1 | Port 1 Register - Used to read or write to Port 1. | 10 |
| IOPORT2 | Port 2 Register - Used to read or write to Port 2. | 10 |
| SP_STAT | Serial Port Status - Indicates the status of the serial port. | 9 |
| SP_CON | Serial Port Control - Used to set the mode of the serial port. | 9 |
| IOSO | I/O Status Register 0-Contains information on the HSO status | 11 |
| IOS1 | I/O Status Register 1 - Contains information on the status of the timers and of the HSI. | 11 |
| 1000 | I/O Control Register 0 - Controls alternate functions of HS \| pins, Timer 2 reset sources and Timer 2 clock sources. | 11 |
| 1001 | 1/O Control Register 1 - Controls alternate functions of Port 2 pins, timer interrupts and HSI interrupts. | 11 |
| PWM_CONTROL | Pulse Width Modulation Control Register - Sets the duration of the PWM puise. | 8 |

Figure 6. SFR Summary


Figure 7. Power Down Timing

### 2.4 Reserved Memory Spaces

A listing of locations with special significance is shown in Figure 8. The locations marked "Reserved" are reserved by Intel for use in testing or future products. All reserved locations except 2019 H must be filled with Hex value OFFH to insure compatibility with future devices. Location 2019 H must be filled with 20 H .

Locations 1FFEH and 1FFFH are reserved for Ports 3 and 4 respectively. This is to allow easy reconstruction of these ports if external memory is used in the system. An example of reconstructing the I/O ports is given in section 7 of the Hardware Design chapter. If ports 3 and 4 are not going to be reconstructed, these locations can be treated as any other external memory location.

The 9 interrupt vectors are stored in locations 2000 H through 2011 H . The 9 th vector is used by Intel development systems, as explained in Section 4.

Locations 2012 H through 2017 H are reserved for future use. Location 2018 H is the Chip Configuration byte which will be discussed in the next section. The Jump-To-Self opcodes at locations 201AH and 201BH are provided for EPROM programming as detailed in the Hardware Design chapter. Locations 2020 H through 202 FH are the security key used with the ROM Lock feature which will be discussed in the next section. All unspecified addresses in locations 2000 H through 207 FH , including those marked Reserved, should be considered reserved for use by Intel.

Resetting the $8 \mathrm{X9X}$ causes instructions to be fetched starting from location 2080 H . This location was chosen to allow a system to have up to 8 K of RAM continuous with the register file. Further information on reset can be found in Section 13.

0000 H -0018H-1FFEH2000H 2012H 2018H 2019H 201AH-201CH-2020H-2030H2080H

0017H
0019H
1FFFH
2011H
2017H

201BH
201FH
202FH
207FH

Figure 8. Registers with Special Significance

### 2.5 Internal ROM and EPROM

When a ROM device is ordered, or an EPROM device is programmed, the internal memory locations 2080 H through 3FFFH on the 8 X 9 XBH and 8 X 98 and locations 2080 H through 5FFFH on the 8 X 9 XJF are user specified, as are the interrupt vectors, Chip Configuration Register and Security Key in locations 2000H through 202 FH .

Instruction and data fetches from the internal ROM or EPROM occur only if the device has a ROM or EPROM, $\overline{\text { EA }}$ is tied high, and the address is between 2000 H and 3 FFFH on the 8 X 9 XBH and 8 X 98 and between 2000 H and 5 FFFH on the 8 X 9 XJF . At all other times data is accessed from either the internal RAM space or external memory and instructions are fetched from external memory. The EA pin is latched on RESET rising. Information on programming EPROMs can be found in Section 10 of the Hardware Design chapter.

Do not execute code out of the last three locations of internal ROM/EPROM.

### 2.6 Internal Executable RAM (XRAM)-8X9XJF only

Locations 0100 H through 01FFH (8X9XJF only) contain the internal executable RAM (XRAM) space. Instruction fetches will be performed in this region if the program counter points to the addresses 0100 H through 01FFH. Data accesses can also be performed from this region.

The XRAM is accessed and executed from as if it were external RAM that is contained on chip. No external bus signals will be generated when accessing the XRAM.

The XRAM is not part of the Register File. 8-bit direct addressing can not be used on this address space.

### 2.7 Memory Controller

The RALU talks to the memory (except for the locations in the register file and SFR space) through the memory controller which is connected to the RALU by the A-Bus and several control lines. Since the A-Bus is eight bits wide, the memory controller uses a Slave Program Counter to avoid having to always get the instruction location from the RALU. This slave PC is incremented after each fetch. When a jump or call occurs, the slave PC must be loaded from the A-Bus before instruction fetches can continue.

In addition to holding a slave PC, the memory controller contains a 4 byte queue to help speed execution. This queue is transparent to the RALU and to the user unless wait states are forced during external bus cycles. The instruction execution times shown in Section 14.8 show the normal execution times with no wait states added and the 16 -bit bus selected. Reloading the slave PC and fetching the first byte of the new instruction stream takes 4 state times. This is reflected in the jump taken/not-taken times shown in the table.

### 2.8 System Bus

There are several operating modes on the 8X9X. The standard bus mode uses a 16 -bit multiplexed address/ data bus. Other bus modes include an 8-bit mode and a mode in which the bus size can dynamically be switched between 8 -bits and 16 -bits. In addition, there are several options available on the type of control signals used by the bus.

In the standard mode, external memory is addressed through lines AD0 through AD15 which form a 16 -bit multiplexed (address/data) data bus. These lines share pins with I/O Ports 3 and 4. The falling edge of the Address Latch Enable (ALE) line is used to provide a clock to a transparent latch (74LS373) in order to de-


Figure 9. External Memory Timings


Figure 9A.
multiplex the bus. A typical circuit and the required timings are shown in Section 7 of the Hardware Design chapter. Since the 8 X 9 X 's external memory can be addressed as either bytes or words, the decoding is controlled with two lines, Bus High Enable ( $\overline{\mathrm{BHE}}$ ) and Address/Data Line 0 (ADO).

To avoid confusion during the explanation of the memory system it is reasonable to give names to the demultiplexed address/data signals. The address signals will be called MA0 through MA15 (Memory Address), and the data signals will be called MD0 through MD15 (Memory Data).

When $\overline{\mathrm{BHE}}$ is active (low), the memory connected to the high byte of the data bus should be selected. When MAO is low the memory connected to the low byte of the data bus should be selected. In this way accesses to a 16 -bit wide memory can be to the low (even) byte only ( $\mathrm{MAO}=0, \overline{\mathrm{BHE}}=1$ ), to the high (odd) byte only $(\mathrm{MAO}=1, \overline{\mathrm{BHE}}=0)$, or to both bytes $(\mathrm{MA} 0=0$, $\overline{\mathrm{BHE}}=0$ ). When a memory block is being used only for reads, $\overline{\mathrm{BHE}}$ and MA0 need not be decoded.

## TIMINGS

Figure 9 shows the idealized waveforms related to the following description of external memory manipulations. For exact timing specifications please refer to the latest data sheet. When an external memory fetch begins, the address latch enable (ALE) line rises, the address is put on $\mathrm{ADO}-\mathrm{ADI5}$ and $\overline{\mathrm{BHE}}$ is set to the required state. ALE then falls, the address is taken off the
pins, and the $\overline{\mathrm{RD}}$ (Read) signal goes low. When $\overline{\mathrm{RD}}$ falls, external memory should present its data to the 8X9X.

## READ

The data from the external memory must be on the bus and stable for a minimum of the specified set-up time before the rising edge of $\overline{R D}$. The rising edge of $\overline{R D}$ latches the information into the 8 X 9 X . If the read is for data, the INST pin will be low when the address is valid, if it is for an instruction the INST pin will be high during this time. The 48 -lead device does not have the INST pin. The INST pin will be low for the Chip Configuration Byte and Interrupt Vector fetches.

## WRITE

Writing to external memory requires timings that are similar to those required when reading from it. The main difference is that the write ( $\overline{\mathrm{WR})}$ ) signal is used instead of the $\overline{\mathrm{RD}}$ signal. The timings are the same until the falling edge of the $\overline{\mathrm{WR}}$ line. At this point the 8X9X removes the address and places the data on the bus. When the $\overline{W R}$ line goes high the data should be latched to the external memory. In systems which can write to byte locations, the ADO and BHE lines must be used to decode $\overline{\text { WR }}$ into WRite to Low byte ( $\overline{\text { WRL }}$ ) and WRite to High byte ( $\overline{\mathbf{W R H}}$ ) signals. INST is always low during a write, as instructions cannot be written. The exact timing specifications for memory accesses can be found in the data sheet.

## READY

A ready line is available on the 8 X 9 X to extend the width of the RD and WR pulses in order to allow access of slow memories or for DMA purposes. If the READY line is low by the specified time after ALE falls, the 8X9X will hold the bus lines to their values at the falling edge of CLKOUT. When the READY line rises the bus cycle will continue with the next falling edge of CLKOUT. (See Figure 9A.)

Since the bus is synchronized to CLKOUT, it can be held only for an integral number of state times. If more than TYLYH nanoseconds are added the processor will act unpredictably.

There are several set-up and hold times associated with the READY signal. If these timings are not met, the device may not respond with the proper number of wait states.

For falling edges of READY, sampling is done internally on the falling edge of Phase A. Since Phase A generates CLKOUT, (after some propagation delay) the sample will be taken prior to CLKOUT falling. The timing specification for this is given as TLLYV, the time between when ALE falls and READY must be valid. If READY changes between TLLYV max and the falling edge of CLKOUT (TLLYH MIN on 48-lead devices) it would be possible to have the READY signal transitioning as it is being sampled.

This situation could cause a metastable condition which could make the device operate unpredictably.

For the rising edge of READY, sampling is done internally on the rising edge of Phase $A$. The rising edge logic is fully synchronized, so it is not possible to cause a metastable condition once the device is in a valid notready condition. To cause one wait state to occur the rising edge of READY must occur before TLLYH MAX after ALE falls. If the signal is brought up after this time two wait states may occur. If two wait states are desired, READY should be brought high within the TLLYH specification +3 Tosc. Additional wait states can be caused by adding additional state times to the READY low time. The maximum amount of time that a device may be held not-ready is specified as TYLYH.

The 8 X 9 X has the ability to internally limit the number of wait states to 1,2 , or 3 as determined by the value in the Chip Configuration Register, (CCR). Using the CCR for ready timing is discussed at the end of this section. If a ready limit is set, the TLLYH MAX specification is not used.

## OPERATING MODES

The 8X9X supports a variety of options to simplify memory systems, interfacing requirements and ready control. Bus flexibility is provided by allowing selection of bus control signal definitions and runtime selection of the external bus width. In addition, several ready control modes are available to simplify the external hardware requirements for accessing slow devices. The Chip Configuration Register (CCR) is used to store the operating mode information.

## CHIP CONFIGURATION REGISTER (CCR)

Configuration information is stored in the Chip Configuration Register (CCR). Four of the bits in the register specify the bus control mode and ready control mode. Two bits also govern the level of ROM/EPROM protection and one bit is NANDed with the BUSWIDTH pin every bus cycle to determine the bus size. The CCR bit map is shown in Figure 10. The functions associated with each bit are described in this section.


Figure 10. Chip Configuration Register
The CCR is loaded on reset with the Chip Configuration Byte, located at address 2018H. The CCR register is a non-memory mapped location that can only be written to during the reset sequence; once it is loaded it cannot be changed until the next reset occurs. The 8X9X will correctly read this location in every bus mode.

If the $\overline{\mathrm{EA}}$ pin is set to a logical 0 , the access to 2018 H comes from external memory. If EA is a logical 1 , the access comes from internal ROM/EPROM. If EA is +12.75 V , the CCR is loaded with a byte from a separate non-memory-mapped location called PCCB (Programming CCB). The Programming mode is described in Section 10 of the Hardware Design chapter.

## BUS WIDTH

The 8 X 9 XBH and $8 \mathrm{X9XJF}$ external bus width can be run-time configured to operate as a standard 16 -bit multiplexed address/data bus, or as an 8051 style 16-bit
address/8-bit data bus. The 8 X 98 external bus must be configured as a 16 -bit address/ 8 -bit data bus.

During 16 -bit bus cycles, Ports 3 and 4 contain the address multiplexed with data using ALE to latch the address. In 8 -bit bus cycles, Port 3 is multiplexed address/data while Port 4 is address bits 8 through 15. The address bits on Port 4 are valid throughout an 8 -bit bus cycle. Figure 11 shows the two options.

The bus width can be changed each bus cycle on the $8 \mathrm{X9XBH}$ and the $8 \mathrm{X9XJF}$ and is controlled using bit 1 of the CCR with the BUSWIDTH pin. If either CCR. 1 or BUSWIDTH is a 0 , external accesses will be over a 16-bit address/8-bit data bus. If both CCR. 1 and BUSWIDTH are 1s, external accesses will be over a 16 -bit address/ 16 -bit data bus. Internal accesses are always 16 -bits wide. The BUSWIDTH pin is not available on the 8X98. CCR. 1 must be a 0 on the 8X98.

The bus width can be changed every external bus cycle if a 1 was loaded into CCR bit 1 at reset. If this is the case, changing the value of the BUSWIDTH pin at runtime will dynamically select the bus width. For example, the user could feed the INST line into the BUSWIDTH pin, thus causing instruction accesses to be word wide from EPROMs while data accesses are byte wide to and from RAMs. A second example would be to place an inverted version of Address bit 15 on the BUSWIDTH pin. This would make half of external memory word wide, while half is byte wide.

Since BUSWIDTH is sampled after address decoding has had time to occur, even more complex memory maps could be constructed. See the timing specifications for an exact description of BUSWIDTH timings. The bus width will be determined by bit 1 of the CCR alone on 48 -pin devices since they do not have a BUSWIDTH pin.

When using an 8 -bit bus, some performance degradation is to be expected. On the 8X9X, instruction execution times with an 8 -bit bus will slow down if any of three conditions occur. First, word writes to external memory will cause the executing instruction to take two extra state times to complete. Second, word reads from external memory will cause a one state time extension of instruction execution time. Finally, if the prefetch queue is empty when an instruction fetch is requested, instruction execution is lengthened by one state time for each byte that must be externally acquired (worst case is the number of bytes in the instruction minus one.)


Figure 11. Bus Width Options

## BUS CONTROL

Using the CCR, the $8 \times 9 \mathrm{X}$ can be made to provide bus control signals of several types. Three control lines have dual functions designed to reduce external hardware. Bits 2 and 3 of the CCR specify the functions performed by these control lines. Figures 12-15 show the signals which can be modified by changing bits in the CCR, all other lines will operate as shown in Figure 9.

## Standard Bus Control

If CCR bits 2 and 3 are 1 s , then the standard 8 X 9 X control signals $\overline{\text { WR, }}, \overline{B H E}$ and ALE are provided (Figure 12). WR will come out for every write. $\overline{\mathrm{BHE}}$ will be valid throughout the bus cycle and can be combined with $\overline{W R}$ and address line 0 to form $\overline{W R L}$ and $\overline{W R H}$. ALE will rise as the address starts to come out, and will fall to provide the signal to externally latch the address.


Figure 12. Standard Bus Control

## Write Strobe Mode

The Write Strobe Mode eliminates the necessity to externally decode for odd or even byte writes. If CCR bit 2 is a 0 , and the bus is in a 16 -bit cycle, $\overline{\mathrm{WRL}}$ and $\overline{W R H}$ signals are provided in place of $\overline{W R}$ and $\overline{B H E}$ (Figure 13). $\overline{\text { WRL }}$ will go low for all byte writes to an even address and all word writes. $\overline{W R H}$ will go low for all byte writes to an odd address and all word writes.

Write Strobe Mode is particularly well suited to memory systems latching data on the falling edge of WRITE.
$\overline{\mathrm{WRL}}$ is provided for all 8 -bit bus write cycles.

## Address Valid Strobe Mode

If CCR bit 3 is a 0 , then an Address Valid strobe is provided in the place of ALE (Figure 14). When the address valid mode is selected, $\overline{\mathrm{ADV}}$ will go low after an external address is set up. It will stay low until the end of the bus cycle, where it will go inactive high. This can be used by ROM devices to provide a chip select for a single external RAM device in a minimum chip count system.

## Address Valid with Write Strobe

If both CCR bits 2 and 3 are Os, both the Address Valid strobe and the Write Strobes will be provided for bus control. Figure 15 shows these signals.


Figure 13. Write Strobe Mode


Figure 14. Address Valid Strobe Mode


Figure 15. Write Strobe with Address Valid Strobe

## READY CONTROL

To simplify ready control, four modes of internal ready control logic have been provided. The modes are chosen by properly configuring bits 4 and 5 of the CCR.

The internal ready control logic can be used to limit the number of wait states that slow devices can insert into the bus cycle. When the READY pin is pulled low, wait states will be inserted into the bus cycle until the READY pin goes high, or the number of wait states equals the number specified by CCR bits 4 and 5 , whichever comes first. Table 1 shows the number of wait states that can be selected. Internal Ready control can be disabled by loading 11 into bits 4 and 5 of the CCR.

Table 1. Internal Ready Control

| IRC1 | IRCO | Description |
| :---: | :---: | :--- |
| 0 | 0 | Limit to 1 Wait State |
| 0 | 1 | Limit to 2 Wait States |
| 1 | 0 | Limit to 3 Wait States |
| 1 | 1 | Disable Internal Ready Control |

This feature provides for simple ready control. For example, every slow memory chip select line could be ORed together and be connected to the READY pin with CCR bits 4 and 5 programmed to give the desired number of wait states to the slow devices.

## ROM/EPROM LOCK

Four modes of program memory lock are available on the $8 \mathrm{X9X}$ devices. CCR bits 6 and 7 (LOC0, LOC1) select whether internal program memory can be read (or written in EPROM devices) by a program
executing from external memory. The modes are shown in Table 2. Internal ROM/EPROM addresses 2020 H through 3 FFFH on the 8 X 9 XBH and the 8 X 98 and addresses 2020 H through 5FFFH on the 8X9XJF are protected from reads. 2000 H through 3 FFFH on the $8 \mathrm{X9XBH}$ and the 8 X 98 and 2000 H through 5FFFH on the 8 X 9 XJF are protected from writes, as set by the CCR.

Table 2. Program Lock Modes

| LOC1 | LOCO | Protection |
| :---: | :---: | :--- |
| 0 | 0 | Read and Write Protected |
| 0 | 1 | Read Protected |
| 1 | 0 | Write Protected |
| 1 | 1 | No Protection |

Only code executing from internal memory can read protected internal memory, while a write protected memory can not be written to, even from internal execution. As a result of 8 X 9 X prefetching of instructions, however, accesses to protected memory are not allowed for instructions located above 3FFAH on the 8X9XBH and the 8 X 98 and above 5FFAH on the 8 X 9 XJF . This is because the lock protection mechanism is gated off of the Memory Controller's slave program counter and not the CPU program counter. If the bus controller receives a request to perform a read of protected memory, the read sequence occurs with indeterminate data being returned to the CPU. Note that the interrupt vectors and the CCR are not protected.

To provide verification and testing when the program lock feature is enabled, the $8 \mathrm{X9X}$ verifies the security key before programming or test modes are allowed to read from protected memory. Before protected memory can be read, the chip reads external memory locations 4020 H through 402 FH and compares the values
found to the internal security key located from 2020 H through 202 FH . Only when the values exactly match will accesses to protected memory be allowed. The details of ROM/EPROM accessing are discussed in Section 10 of the Hardware Design chapter.

### 3.0 SOFTWARE OVERVIEW

This section provides information on writing programs to execute in the $8 \mathrm{X9X}$. Additional information can be found in the following documents:

## MCS®-96 MACRO ASSEMBLER USER'S GUIDE Order Number 186 ASM 96 (Intel Systems) Order Number D86 ASM 96NL (DOS Systems)

## C-96 USER'S GUIDE

Order Number D86 C96NL (DOS Systems)
PL/M-96 USER'S GUIDE
Order Number 186 PLM 96 (Intel Systems)
Order Number D86 PLM 96NL (DOS Systems)
Throughout this section, short sections of code are used to illustrate the operation of the device. For these sections it has been assumed that a set of temporary registers have been predeclared. The names of these registers have been chosen as follows:
$\mathrm{AX}, \mathrm{BX}, \mathrm{CX}$, and DX are 16 -bit registers.
AL is the low byte of $\mathrm{AX}, \mathrm{AH}$ is the high byte.
BL is the low byte of BX
CL is the low byte of CX
DL is the low byte of DX

These are the same as the names for the general data registers used in the 8086 (80186). It is important to note, however, that in the $8 \mathrm{X9X}$, these are not dedicated registers but merely the symbolic names assigned by the programmer to an eight byte region within the onboard register file.

### 3.1 Operand Types

The MCS ${ }^{-}-96$ architecture provides support for a variety of data types which are likely to be useful in a control application. In the discussion of these operand types that follows, the names adopted by the PLM-96 programming language will be used where appropriate. To avoid confusion, the name of an operand type will be capitalized. A "BYTE" is an unsigned eight bit variable; a "byte" is an eight bit unit of data of any type.

## BYTES

BYTES are unsigned 8 -bit variables which can take on the values between 0 and 255 . Arithmetic and relational operators can be applied to BYTE operands but the
result must be interpreted in modulo 256 arithmetic. Logical operations on BYTES are applied bitwise. Bits within BYTES are labeled from 0 to 7 , with 0 being the least significant bit. There are no alignment restrictions for BYTES, so they may be placed anywhere in the MCS-96 address space.

## WORDS

WORDS are unsigned 16 -bit variables which can take on the values between 0 and 65535 . Arithmetic and relational operators can be applied to WORD operands but the result must be interpreted modulo 65536. Logical operations on WORDS are applied bitwise. Bits within words are labeled from 0 to 15 with 0 being the least significant bit. WORDS must be aligned at even byte boundaries in the MCS-96 address space. The least significant byte of the WORD is in the even byte address and the most significant byte is in the next higher (odd) address. The address of a word is the address of its least significant byte. Word operations to odd addresses are not guaranteed to operate in a consistent manner.

## SHORT-INTEGERS

SHORT-INTEGERS are 8 -bit signed variables which can take on the values between -128 and +127 . Arithmetic operations which generate results outside of the range of a SHORT-INTEGER will set the overflow indicators in the program status word. The actual numeric result returned will be the same as the equivalent operation on BYTE variables. There are no alignment restrictions on SHORT-INTEGERS so they may be placed anywhere in the MCS-96 address space.

## INTEGERS

INTEGERS are 16 -bit signed variables which can take on the values between $-32,768$ and 32,767 . Arithmetic operations which generate results outside of the range of an INTEGER will set the overflow indicators in the program status word. The actual numeric result returned will be the same as the equivalent operation on WORD variables. INTEGERS conform to the same alignment and addressing rules as do WORDS.

## BITS

BITS are single-bit operands which can take on the Boolean values of true and false. In addition to the normal support for bits as components of BYTE and WORD operands, the 8 X 9 X provides for the direct testing of any bit in the internal register file. The MCS96 architecture requires that bits be addressed as components of BYTES or WORDS, it does not support the direct addressing of bits that can occur in the MCS-51 architecture.

## DOUBLE-WORDS

DOUBLE-WORDS are unsigned 32-bit variables which can take on the values between 0 and $4,294,967,295$. The MCS-96 architecture provides direct support for this operand type only for shifts and as the dividend in a 32 by 16 divide and the product of a 16 by 16 multiply. For these operations a DOUBLEWORD variable must reside in the on-board register file of the 8096 and be aligned at an address which is evenly divisible by 4. A DOUBLE-WORD operand is addressed by the address of its least significant byte. DOUBLE-WORD operations which are not directly supported can be easily implemented with two WORD operations. For consistency with Intel provided software the user should adopt the conventions for addressing DOUBLE-WORD operands which are discussed in Section 3.5.

### 3.2 Operand Addressing

Operands are accessed within the address space of the 8X9X with one of six basic addressing modes. Some of the details of how these addressing modes work are hidden by the assembly language. If the programmer is to take full advantage of the architecture, it is important that these details be understood. This section will describe the addressing modes as they are handled by the hardware. At the end of this section the addressing

## LONG-INTEGERS

LONG-INTEGERS are 32 -bit signed variables which can take on the values between $-2,147,483,648$ and $2,147,483,647$. The MCS-96 architecture provides direct support for this data type only for shifts and as the dividend in a 32 by 16 divide and the product of a 16 by 16 multiply.

LONG-INTEGERS can also be normalized. For these operations a LONG-INTEGER variable must reside in the onboard register file of the 8 X 9 X and be aligned at an address which is evenly divisible by 4. A LONG-INTEGER is addressed by the address of its least significant byte.

LONG-INTEGER operations which are not directly supported can be easily implemented with two INTEGER operations. For consistency with Intel provided software, the user should adopt the conventions for addressing LONG operands which are discussed in Section 3.5.
modes will be described as they are seen through the assembly language. The six basic address modes which will be described are termed register-direct, indirect, indirect with auto-increment, immediate, short-indexed, and long-indexed. Several other useful addressing operations can be achieved by combining these basic addressing modes with specific registers such as the ZERO register or the stack pointer.
alignment rules for the operand type. Depending on the instruction, up to three registers can take part in the calculation.

The register-direct mode is used to directly access a register from the 256 byte on-board register file. The register is selected by an 8 -bit field within the instruction and register address and must conform to the


## REGISTER-DIRECT REFERENCES

```
Examples
    ADD AX,BX,CX ; AX:=BX + CX 
    MNCB CL,BX ; CL:=AX*BX
```


## INDIRECT REFERENCES

The indirect mode is used to access an operand by placing its address in a WORD variable in the register file. The calculated address must conform to the alignment rules for the operand type. Note that the indirect address can refer to an operand anywhere within the address space of the 8 X 9 X , including the register file. The
register which contains the indirect address is selected by an eight bit field within the instruction. An instruction can contain only one indirect reference and the remaining operands of the instruction (if any) must be register-direct references.

## Examples

| ID | $\mathrm{AX},[\mathrm{AX}]$ | $; A X:=\mathrm{MEM}$ _WORD $(A X)$ |
| :--- | :--- | :--- |
| $A D D B$ | $A L, B L,[C X]$ | $; A L:=B L+M E M \_B Y T E(C X)$ |
| $P O P$ | $[A X]$ | $; M E M \_W O R D(A X):=M E M \_W O R D(S P) ; S P:=S P+2$ |

## INDIRECT WITH AUTO-INCREMENT REFERENCES

This addressing mode is the same as the indirect mode except that the WORD variable which contains the indirect address is incremented after it is used to address the operand. If the instruction operates on BYTES or

SHORT-INTEGERS the indirect address variable will be incremented by one, if the instruction operates on WORDS or INTEGERS the indirect address variable will be incremented by two.

```
Examples
    LD AX,[BX]+ ; AX:=MEM_WORD (BX); BX:=BX+2
    ADDB AL,BL,[CX]+ ; AI:=BL+MEM_BYTE (CX) ; CX:=CX+1
    PUSH [AX]+ ; SP:=SP-2;
    MEM_WORD (SP) :=MEM_WORD (AX)
    AX:=AX+2
```


## IMMEDIATE REFERENCES

This addressing mode allows an operand to be taken directly from a field in the instruction. For operations on BYTE or SHORT-INTEGER operands this field is eight bits wide, for operations on WORD or

INTEGER operands the field is 16 bits wide. An instruction can contain only one immediate reference and the remaining operand(s) must be register-direct references.

```
Examples
    ADD AX,#340 ; AX:=AX+340
    PUSH #1234H ; SP:=SP-2; MEM_WORD (SP) :=1234H
    DIVB AX,#10 ; AL:=AX/10; AH:=AX MOD 10
```


## SHORT-INDEXED REFERENCES

In this addressing mode an eight bit field in the instruction selects a WORD variable in the register file which is assumed to contain an address. A second eight bit field in the instruction stream is sign-extended and summed with the WORD variable to form the address of the operand which will take part in the calculation.

Since the eight bit field is sign-extended, the effective address can be up to 128 bytes before the address in the WORD variable and up to 127 bytes after it. An instruction can contain only one short-indexed reference and the remaining operand(s) must be register-direct references.

## Examples

```
LD AX,12[BX] ; AX:=MEM_WORD (BX+12)
MULB AX,BL,3[CX] ; AX:=BL*MEM_BYTE(CX+3)
```


## LONG-INDEXED REFERENCES

This addressing mode is like the short-indexed mode except that a 16 -bit field is taken from the instruction and added to the WORD variable to form the address of the operand. No sign extension is necessary. An in-
struction can contain only one long-indexed reference and the remaining operand(s) must be register-direct references.

## Examples

```
AND AX,BX,TABLE[CX]
    ; AX:=BX AND MEM_WORD (TABLE+CX)
ST AX,TABLE[BX] ; MEM_WORD(TABLE+BX):=AX
ADDB AL,BL,LOOKUP[CX] ; AL:=BL+MEM_BYTE(LOOKUP+CX)
```


## ZERO REGISTER ADDRESSING

The first two bytes in the register file are fixed at zero by the 8096 hardware. In addition to providing a fixed source of the constant zero for calculations and comparisons, this register can be used as the WORD vari-
able in a long-indexed reference. This combination of register selection and address mode allows any location in memory to be addressed directly.

## Examples

```
ADD AX,1234[0] ; AX:=AX+MEM_WORD(1234)
POP 5678[0] ; MEM_WORD (5678) :=MEM_WORD(SP)
; SP:=SP+2
```


## STACK POINTER REGISTER ADDRESSING

The system stack pointer in the 8 X 9 X can be accessed as register 18 H of the internal register file. In addition to providing for convenient manipulation of the stack pointer, this also facilitates the accessing of operands in the stack. The top of the stack, for example,
can be accessed by using the stack pointer as the WORD variable in an indirect reference. In a similar fashion, the stack pointer can be used in the short-indexed mode to access data within the stack.

## Examples

```
PUSH [SP] ; DUPLICATE TOP_OF_STACK
LD AX,2[SP] ; AX:=NEXT_TO_TOP
```


## ASSEMBLY LANGUAGE ADDRESSING MODES

The 8X9X assembly language simplifies the choice of addressing modes to be used in several respects:

Direct Addressing. The assembly language will choose between register-direct addressing and long-indexed with the ZERO register depending on where the operand is in memory. The user can simply refer to an operand by its symbolic name; if the operand is in the register file, a register-direct reference will be used, if the operand is elsewhere in memory, a long-indexed reference will be generated.

Indexed Addressing. The assembly language will choose between short and long indexing depending on the value of the index expression. If the value can be expressed in eight bits then short indexing will be used, if it cannot be expressed in eight bits then long indexing will be used.

The use of these features of the assembly language simplifies the programming task and should be used wherever possible.

### 3.3 Program Status Word

The program status word (PSW) is a collection of Boolean flags which retain information concerning the state of the user's program. The format of the PSW is shown in Figure 16. The information in the PSW can be broken down into two basic categories; interrupt control and condition flags. The PSW can be saved in the system stack with a single operation (PUSHF) and restored in a like manner (POPF).

| 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Z | N | V | VT | C | - | I | ST | <Interrupt Mask Reg> |  |  |  |  |  |  |  |

Figure 16. PSW Register

## INTERRUPT FLAGS

The lower eight bits of the PSW are used to individually mask the various sources of interrupt to the 8096. A logical ' 1 ' in these bit positions enables the servicing of the corresponding interrupt. These mask bits can be accessed as an eight bit byte (INT__MASK-address 8) in the on-board register file. Bit 9 in the PSW is the global interrupt disable. If this bit is cleared then all interrupts will be locked out except for the Non Maskable Interrupt (NMI). Note that the various interrupts are collected in the INT_PENDING register even if they are locked out. Execution of the corresponding service routines will procede according to their priority when they become enabled. Further information on the interrupt structure of the 8 X 9 X can be found in Section 4.

## CONDITION FLAGS

The remaining bits in the PSW are set as side effects of instruction execution and can be tested by the conditional jump instructions.
Z. The $Z$ (Zero) flag is set to indicate that the operation generated a result equal to zero. For the add-with-carry (ADDC) and subtract-with-borrow (SUBC) operations the Z flag is cleared if the result is non-zero but is never set. These two instructions are normally used in conjunction with the ADD and SUB instructions to perform multiple precision arithmetic. The operation of the Z flag for these instructions leaves it indicating the proper result for the entire multiple precision calculation.
$\mathbf{N}$. The N (Negative) flag is set to indicate that the operation generated a negative result. Note that the $\mathbf{N}$ flag will be set to the algebraically correct state even if the calculation overflows.
V. The V (overflow) flag is set to indicate that the operation generated a result which is outside the range that can be expressed in the destination data type. For the SHL, SHLB and SHLL instructions, the V flag will be set if the most significant bit of the operand changes at any time during the shift.

VT. The VT (oVerflow Trap) flag is set whenever the V flag is set but can only be cleared by an instruction which explicitly operates on it such as the CLRVT or JVT instructions. The operation of the VT flag allows for the testing for a possible overflow condition at the end of a sequence of related arithmetic operations. This is normally more efficient than testing the V flag after each instruction.
C. The C (Carry) flag is set to indicate the state of the arithmetic carry from the most significant bit of the ALU for an arithmetic operation or the state of the last bit shifted out of the operand for a shift. Arithmetic Borrow after a subtract operation is the complement of the C flag (i.e. if the operation generated a borrow then $\mathrm{C}=0$ ).

ST. The ST (STicky bit) flag is set to indicate that during a right shift a 1 has been shifted first into the C flag and then been shifted out. The ST flag is undefined after a multiply operation. The ST flag can be used along with the C flag to control rounding after a right shift. Consider multiplying two eight bit quantities and then scaling the result down to 12 bits:

| MULUB | $A X, C L, D L$ | ;AX:=CL*DL |
| :--- | :--- | :--- |
| SHR | $A X, \# 4$ | ;Shift right 4 places |

If the C flag is set after the shift, it indicates that the bits shifted off the end of the operand were greater-than or equal-to one half the least significant bit (LSB) of the result. If the C flag is clear after the shift, it indicates that the bits shifted off the end of the operand were less than half the LSB of the result. Without the ST flag, the rounding decision must be made on the basis of this information alone. (Normally the result would be rounded up if the C flag is set.) The ST flag allows a finer resolution in the rounding decision:

| CST | Value of the Bits Shifted Off |
| :--- | :--- |
| 00 | Value $=0$ |
| 01 | $0<$ Value $<1 / 2 \mathrm{LSB}$ |
| 10 | Value $=1 / 2 \mathrm{LSB}$ |
| 11 | Value $>1 / 2 \mathrm{LSB}$ |

Figure 17. Rounding Alternatives
Imprecise rounding can be a major source of error in a numerical calculation; use of the ST flag improves the options available to the programmer.

### 3.4 Instruction Set

The MCS-96 instruction set contains a full set of arithmetic and logical operations for the 8-bit data types BYTE and SHORT INTEGER and for the 16 -bit data types WORD and INTEGER. The DOUBLE-WORD and LONG data types ( 32 bits) are supported for the products of 16 by 16 multiplies and the dividends of 32
by 16 divides and for shift operations. The remaining operations on 32 -bit variables can be implemented by combinations of 16 -bit operations. As an example the sequence:

$$
\begin{array}{ll}
\text { ADD } & A X, C X \\
\text { ADDC } & B X, D X
\end{array}
$$

performs a 32-bit addition, and the sequence

```
SUB AX,CX
SUBC BX,DX
```

performs a 32-bit subtraction. Operations on REAL (i.e. floating point) variables are not supported directly by the hardware but are supported by the floating point library for the 8X9X (FPAL-96) which implements a single precision subset of the proposed IEEE standard for floating point operations. The performance of this software is significantly improved by the 8 X 9 X NORML instruction which normalizes a 32 -bit variable and by the existence of the ST flag in the PSW.

In addition to the operations on the various data types, the 8 X 9 X supports conversions between these types.

LDBZE (load byte zero extended) converts a BYTE to a WORD and LDBSE (load byte sign extended) converts a SHORT-INTEGER into an INTEGER. WORDS can be converted to DOUBLE-WORDS by simply clearing the upper WORD of the DOUBLEWORD (CLR) and INTEGERS can be converted to LONGS with the EXT (sign extend) instruction.

The MCS-96 instructions for addition, subtraction, and comparison do not distinguish between unsigned words and signed integers. Conditional jumps are provided to allow the user to treat the results of these operations as either signed or unsigned quantities. As an example, the CMPB (compare byte) instruction is used to compare both signed and unsigned eight bit quantities. A JH (jump if higher) could be used following the compare if unsigned operands were involved or a JGT (jump if greater-than) if signed operands were involved.

Table 3 summarizes the operation of each of the instructions. Complete descriptions of each instruction and its timings can be found in the Instruction Set chapter. A summary of instruction opcodes and timing is included in the quick reference section at the end of this chapter.

Table 3. Instruction Summary

| Mnemonic | Operands | Operation (Note 1) | Flags |  |  |  |  |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 2 | N | C | V | VT | ST |  |
| ADD/ADDB | 2 | $D \leftarrow D+A$ | $\sim$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\uparrow$ | - |  |
| ADD/ADDB | 3 | $D \leftarrow B+A$ | $\checkmark$ | $\checkmark$ | $\nu$ | $\stackrel{\sim}{\sim}$ | $\uparrow$ | - |  |
| ADDC/ADDCB | 2 | $D \leftarrow D+A+C$ | $\downarrow$ | $\nu$ | $\nu$ | $\checkmark$ | $\uparrow$ | - |  |
| SUB/SUBB | 2 | $D \leftarrow D-A$ | $\checkmark$ | $\stackrel{V}{ }$ | $\nu$ | $\sim$ | $\uparrow$ | - |  |
| SUB/SUBB | 3 | $D \leftarrow B-A$ | $\sim$ | $r$ | $\nu$ | $\checkmark$ | $\uparrow$ | - |  |
| SUBC/SUBCB | 2 | $D \leftarrow D-A+C-1$ | $\downarrow$ | $\stackrel{\sim}{\sim}$ | $\sim$ | $\checkmark$ | $\uparrow$ | - |  |
| CMP/CMPB | 2 | $D-A$ | $\checkmark$ | $r$ | $\checkmark$ | $\stackrel{\sim}{2}$ | $\uparrow$ | - |  |
| MUL/MULU | 2 | $D, D+2 \leftarrow D * A$ | - | - | - | - | - | ? | 2 |
| MUL/MULU | 3 | $D, D+2 \leftarrow B^{*} A$ | - | - | - | - | - | ? | 2 |
| MULB/MULUB | 2 | $D, D+1 \leftarrow D^{*} A$ | - | - | - | - | - | ? | 3 |
| MULB/MULUB | 3 | $\mathrm{D}, \mathrm{D}+1 \leftarrow \mathrm{~B} * \mathrm{~A}$ | - | - | - | - | - | ? | 3 |
| DIVU | 2 | $D \leftarrow(\mathrm{D}, \mathrm{D}+2) / \mathrm{A}, \mathrm{D}+2 \leftarrow$ remainder | - | - | - | $\sim$ | $\uparrow$ | - | 2 |
| DIVUB | 2 | $D \leftarrow(D, D+1) / A, D+1 \leftarrow$ remainder | - | - | - | $\nu$ | $\uparrow$ | - | 3 |
| DIV | 2 | $D \leftarrow(D, D+2) / A, D+2 \leftarrow$ remainder | - | - | - | ? | $\uparrow$ | - |  |
| DIVB | 2 | $D \leftarrow(D, D+1) / A, D+1 \leftarrow$ remainder | - | - | - | ? | $\uparrow$ | - |  |
| AND/ANDB | 2 | $D \leftarrow D$ and $A$ | $\nu$ | $\nu$ | 0 | 0 | - | - |  |
| AND/ANDB | 3 | $D \leftarrow B$ and $A$ | $\nu$ | $\nu$ | 0 | 0 | - | - |  |
| OR/ORB | 2 | $D \leftarrow$ D or $A$ | $\nu$ | $\nu$ | 0 | 0 | - | - |  |
| XOR/XORB | 2 | $D \leftarrow D$ (excl. or) $A$ | $\checkmark$ | $\nu$ | 0 | 0 | - | - |  |
| LD/LDB | 2 | $D \leftarrow A$ | - | - | - | - | - | - |  |
| ST/STB | 2 | $A \leftarrow D$ | - | - | - | - | - | - |  |
| LDBSE | 2 | $D \leftarrow A ; D+1 \leftarrow \operatorname{SIGN}(\mathrm{~A})$ | - | - | - | - | - | - | 3,4 |
| LDBZE | 2 | $D \leftarrow A_{i} \mathrm{D}+1 \leftarrow 0$ | - | - | - | - | - | - | 3,4 |
| PUSH | 1 | $\mathrm{SP} \leftarrow \mathrm{SP}-2 ;(S P) \leftarrow A$ | - | - | - | - | - | - |  |
| POP | 1 | $\mathrm{A} \leftarrow(\mathrm{SP}) ; \mathrm{SP} \leftarrow \mathrm{SP}+2$ | - | - | - | - | - | - |  |
| PUSHF | 0 | $\begin{array}{ll} \mathrm{SP} \leftarrow \mathrm{SP}-2 ;(\mathrm{SP}) \leftarrow \mathrm{PSW} ; \\ \mathrm{PSW} \leftarrow 0000 \mathrm{H} & 1 \leftarrow 0 \end{array}$ | 0 | 0 | 0 | 0 | 0 | 0 |  |
| POPF | 0 | $\mathrm{PSW} \leftarrow(\mathrm{SP}) ; \mathrm{SP} \leftarrow \mathrm{SP}+2 ; \quad 1 \leftarrow \sim$ | $\nu$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\nu$ | $\nu$ |  |
| SJMP | 1 | $P C \leftarrow P C+11$-bit offset | - | - | - | - | - | - | 5 |
| LJMP | 1 | $\mathrm{PC} \leftarrow \mathrm{PC}+16$-bit offset | - | - | - | - | - | - | 5 |
| BR [indirect] | 1 | $\mathrm{PC} \leftarrow(\mathrm{A})$ | - | - | - | - | - | - |  |
| SCALL | 1 | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-2 ;(\mathrm{SP}) \leftarrow \mathrm{PC} ; \\ & \mathrm{PC} \leftarrow \mathrm{PC}+11 \text {-bit offset } \end{aligned}$ | - | - | - | - | - | - | 5 |
| LCALL | 1 | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-2 ;(\mathrm{SP}) \underset{\mathrm{PC}}{\mathrm{P}} \underset{\mathrm{PC}+16 \text {-bit offset }}{ } \end{aligned}$ | - | - | - | - | - | - | 5 |
| RET | 0 | $\mathrm{PC} \leftarrow(\mathrm{SP}) ; \mathrm{SP} \leftarrow \mathrm{SP}+2$ | - | - | - | - | - | - |  |
| $J$ (conditional) | 1 | $\mathrm{PC} \leftarrow \mathrm{PC}+8$-bit offset (if taken) | - | - | - | - | - | - | 5 |
| JC | 1 | Jump if $\mathrm{C}=1$ | - | - | - | - | - | - | 5 |
| JNC | 1 | Jump if $\mathrm{C}=0$ | - | - | - | - | - | - | 5 |
| JE | 1 | Jump if $Z=1$ | - | - | - | - | - | - | 5 |

## NOTES:

1. If the mnemonic ends in " $B$ ", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and $B$ are locations in the register file; $A$ can be located anywhere in memory.
2. $\mathrm{D}, \mathrm{D}+2$ are consecutive WORDS in memory; D is DOUBLE-WORD aligned.
3. $D, D+1$ are consecutive BYTES in memory; $D$ is WORD aligned.
4. Changes a byte to a word.
5. Offset is a 2 's complement number.

Table 3. Instruction Summary (Continued)

| Mnemonic | Operands | Operation (Note 1) | Flags |  |  |  |  |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Z | N | C | V | VT | ST |  |
| JNE | 1 | Jump if $\boldsymbol{Z}=0$ | - | - | - | - | - | - | 5 |
| JGE | 1 | Jump if $\mathrm{N}=0$ | - | - | - | - | - | - | 5 |
| JLT | 1 | Jump if $\mathrm{N}=1$ | - | - | - | - | - | - | 5 |
| JGT | 1 | Jump if $N=0$ and $Z=0$ | - | - | - | - | - | - | 5 |
| JLE | 1 | Jump if $\mathrm{N}=1$ or $\mathrm{Z}=1$ | - | - | - | - | - | - | 5 |
| JH | 1 | Jump if $C=1$ and $Z=0$ | - | - | - | - | - | - | 5 |
| JNH | 1 | Jump if $C=0$ or $Z=1$ | - | - | - | - | - | - | 5 |
| JV | 1 | Jump if $V=1$ | - | - | - | - | - | - | 5 |
| JNV | 1 | Jump if $V=0$ | - | - | - | - | - | - | 5 |
| JVT | 1 | Jump if $V T=1$; Clear $V T$ | - | - | - | - | 0 | - | 5 |
| JNVT | 1 | Jump if $V T=0$; Clear $V T$ | - | - | - | - | 0 | - | 5 |
| JST | 1 | Jump if ST $=1$ | - | - | - | - | - | - | 5 |
| JNST | 1 | Jump if $S T=0$ | - | - | - | - | - | - | 5 |
| JBS | 3 | Jump if Specified Bit = 1 | - | - | - | - | - | - | 5,6 |
| JBC | 3 | Jump if Specified Bit $=0$ | - | - | - | - | - | - | 5,6 |
| DJNZ | 1 | $\begin{aligned} & D \leftarrow D-1 \text {; if } D \neq 0 \text { then } \\ & P C \leftarrow P C+8 \text {-bit offset } \end{aligned}$ | - | - | - | - | - | - | 5 |
| DEC/DECB | 1 | $\mathrm{D} \leftarrow \mathrm{D}-1$ | $\nu$ | V | $\checkmark$ | $\nu$ | $T$ | - |  |
| NEG/NEGB | 1 | $D \leftarrow 0-D$ | $\nu$ | $r$ | $\checkmark$ | $\stackrel{\sim}{\sim}$ | $\uparrow$ | - |  |
| INC/INCB | 1 | $D \leftarrow D+1$ | $\nu$ | $\nu$ | $\checkmark$ | $\nu$ | $\uparrow$ | - |  |
| EXT | 1 | $D \leftarrow D ; D+2 \leftarrow \operatorname{Sign}(\mathrm{D})$ | $\nu$ | $\checkmark$ | 0 | 0 | - | - | 2 |
| EXTB | 1 | $D \leftarrow D ; D+1 \leftarrow \operatorname{Sign}(\mathrm{D})$ | $\nu$ | $\nu$ | 0 | 0 | - | - | 3 |
| NOT/NOTB | 1 | $\mathrm{D} \leftarrow$ Logical Not (D) | $\checkmark$ | $\checkmark$ | 0 | 0 | - | - |  |
| CLR/CLRB | 1 | $\mathrm{D} \leftarrow 0$ | 1 | 0 | 0 | 0 | - | - |  |
| SHL/SHLB/SHLL | 2 | $\mathrm{C} \leftarrow \mathrm{msb}-$ - - - $\mathrm{lsb} \leftarrow 0$ | $\nu$ | ? | $\sim$ | $\nu$ | $\dagger$ | - | 7 |
| SHR/SHRB/SHRL | 2 | $\mathrm{O} \rightarrow \mathrm{msb}--\cdots-\cdots \mathrm{lsb} \rightarrow \mathrm{C}$ | $\nu$ | ? | $\sim$ | 0 | - | $\nu$ | 7 |
| SHRA/SHRAB/SHRAL | 2 | $\mathrm{msb} \rightarrow \mathrm{msb}$ - - - - $\mathrm{lsb} \rightarrow \mathrm{C}$ | $v$ | $\downarrow$ | $\stackrel{\square}{ }$ | 0 | - | $\checkmark$ | 7 |
| SETC | 0 | $\mathrm{C} \leftarrow 1$ | - | - | 1 | - | - | - |  |
| CLRC | 0 | $C \leftarrow 0$ | - | - | 0 | - | - | - |  |
| CLRVT | 0 | $\mathrm{VT} \leftarrow 0$ | - | - | - | - | 0 | - |  |
| RST | 0 | $\mathrm{PC} \leftarrow 2080 \mathrm{H}$ | 0 | 0 | 0 | 0 | 0 | 0 | 8 |
| DI | 0 | Disable All Interrupts ( $1 \leftarrow 0$ ) | - | - | - | - | - | - |  |
| El | 0 | Enable All Interrupts ( $\leftarrow$ ¢ ) | - | - | - | - | - | - |  |
| NOP | 0 | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ | - | - | - | - | - | - |  |
| SKIP | 0 | $\mathrm{PC} \leftarrow \mathrm{PC}+2$ | - | - | - | - | - | - |  |
| NORML | 2 | Left shift till msb $=1 ; \mathrm{D} \leftarrow$ shift count | $\nu$ | ? | 0 | - | - | - | 7 |
| TRAP | 0 | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-2 ;(\mathrm{SP}) \leftarrow \mathrm{PC} \\ & \mathrm{PC} \leftarrow(2010 \mathrm{H}) \mathrm{P} \end{aligned}$ | - | - | - | - | - | - | 9 |

## NOTES:

1. If the mnemonic ends in " $B$ ", a byte operation is performed, otherwise a word operation is done. Operands $D, B$ and $A$ must conform to the alignment rules for the required operand type. D and $B$ are locations in the register file; $A$ can be located anywhere in memory.
2. Offset is a 2's complement number.
3. Specified bit is one of the 2048 bits in the register file.
4. The "L" (Long) suffix indicates double-word operation.
5. Initiates a Reset by pulling RESET low. Software should re-initialize all the necessary registers with code starting at 2080H.
6. The assembler will not accept this mnemonic.

### 3.5 Software Standards and Conventions

For a software project of any size it is a good idea to modularize the program and to establish standards which control the communication between these modules. The nature of these standards will vary with the needs of the final application. A common component of all of these standards, however, must be the mechanism for passing parameters to procedures and returning results from procedures. In the absence of some overriding consideration which prevents their use, it is suggested that the user conform to the conventions adopted by the PLM-96 programming language for procedure linkage. It is a very usable standard for both the assembly language and PLM-96 environment and it offers compatibility between these environments. Another advantage is that it allows the user access to the same floating point arithmetics library that PLM-96 uses to operate on REAL variables.

## REGISTER UTILIZATION

The MCS -96 architecture provides a 256 byte register file. Some of these registers are used to control registermapped I/O devices and for other special functions such as the ZERO register and the stack pointer. The remaining bytes in the register file, some 230 of them, are available for allocation by the programmer. If these registers are to be used effectively, some overall strategy for their allocation must be adopted. PLM-96 adopts the simple and effective strategy of allocating the eight bytes between addresses 1 CH and 23 H as temporary storage. The starting address of this region is called PLMREG. The remaining area in the register file is treated as a segment of memory which is allocated as required.

## ADDRESSING 32-BIT OPERANDS

These operands are formed from two adjacent 16-bit words in memory. The least significant word of the double word is always in lower address, even when the data is in the stack (which means that the most significant word must be pushed into the stack first). A double word is addressed by the address of its least significant byte. Note that the hardware supports some operations on double words (e.g. normalize and divide). For these operations the double word must be in the internal register file and must have an address which is evenly divisible by four.

## SUBROUTINE LINKAGE

Parameters are passed to subroutines in the stack. Parameters are pushed into the stack in the order that they are encountered in the scanning of the source text. Eight-bit parameters (BYTES or SHORT-INTEGERS) are pushed into the stack with the high order
byte undefined. Thirty-two bit parameters (LONGINTEGERS, DOUBLE-WORDS, and REALS) are pushed into the stack as two 16 -bit values; the most significant half of the parameter is pushed into the stack first.

As an example, consider the following PLM-96 procedure:
example_procedure: PROCEDURE (param 1,param2,param3);

DECLARE param1 BYTE, param2 DWORD, param3 WORD;

When this procedure is entered at run time the stack will contain the parameters in the following order:


Figure 18. Stack Image
If a procedure returns a value to the calling code (as opposed to modifying more global variables) then the result is returned in the variable PLMREG. PLMREG is viewed as either an 8 -, 16 - or 32 -bit variable depending on the type of the procedure.

The standard calling convention adopted by PLM-96 has several key features:
a) Procedures can always assume that the eight bytes of register file memory starting at PLMREG can be used as temporaries within the body of the procedure.
b) Code which calls a procedure must assume that the eight bytes of register file memory starting at PLMREG are modified by the procedure.
c) The Program Status Word (PSW-see Section 3.3) is not saved and restored by procedures so the calling code must assume that the condition flags ( $\mathrm{Z}, \mathrm{N}, \mathrm{V}$, VT, C, and ST) are modified by the procedure.
d) Function results from procedures are always returned in the variable PLMREG.

PLM-96 allows the definition of INTERRUPT procedures which are executed when a predefined interrupt occurs. These procedures do not conform to the rules of a normal procedure. Parameters cannot be passed to these procedures and they cannot return results. Since they can execute essentially at any time (hence the term interrupt), these procedures must save the PSW and PLMREG when they are entered and restore these values before they exit.

### 4.0 INTERRUPT STRUCTURE

There are 21 sources of interrupts on the 8X9X. These sources are gathered into 8 interrupt types as indicated in Figure 19. The I/O control registers which control some of the sources are indicated in the figure. Each of the eight types of interrupts has its own interrupt vector as listed in Figure 20. In addition to the 8 standard interrupts, there is a TRAP instruction which acts as a software generated interrupt. This instruction is not currently supported by the MCS-96 Assembler and is reserved for use in Intel development systems.

The programmer must initialize the interrupt vector table with the starting address of the appropriate interrupt service routine. It is suggested that any unused interrupts be vectored to an error handling routine. The error routine should contain recovery code that will not further corrupt an already erroneous situation. In a debug environment, it may be desirable to have the routine lock into a jump to self loop which would be easily traceable with emulation tools. More sophisticated routines may be appropriate for production code recoveries.

Three registers control the operation of the interrupt system: Interrupt Pending, Interrupt Mask, and the

PSW which contains a global disable bit. A block diagram of the system is shown in Figure 21. The transition detector looks for 0 to 1 transitions on any of the sources. External sources have a maximum transition speed of one edge every state time. If this is exceeded the interrupt may not be detected.

| Vector | Vector Location |  | Priority |
| :---: | :---: | :---: | :---: |
|  | (High Byte) | (Low Byte) |  |
| Software Trap | 2011H | 2010H | Not Applicable |
| Extint | 200FH | 200EH | 7 (Highest) |
| Serial Port | 200DH | 200 CH | 6 |
| Software Timers | 200BH | 200AH | 5 |
| HSI. 0 | 2009H | 2008H | 4 |
| High Speed Outputs | 2007H | 2006H | 3 |
| HSI Data Available | 2005H | 2004H | 2 |
| A/D Conversion Complete | 2003H | 2002H |  |
| Timer Overflow | 2001H | 2000 H | 0 (Lowest) |

Figure 20. Interrupt Vector Locations


Figure 19. All Possible Interrupt Sources


Figure 21. Block Diagram of Interrupt System

### 4.1 Interrupt Control

## Interrupt Pending Register

When the hardware detects one of the eight interrupts it sets the corresponding bit in the pending interrupt register (INT_PENDING-09H). When the interrupt vector is taken, the pending bit is cleared. This register, the format of which is shown in Figure 22, can be read or modified as a byte register. It can be read to determine which of the interrupts are pending at any given time or modified to either clear pending interrupts or generate interrupts under software control. Any software which modifies the INT__PENDING register should ensure that the entire operation is indivisible. The easiest way to do this is to use the logical instructions in the two or three operand format, for example:

```
ANDB INT_PENDING,#llllllO1B
    ; Clears the A/D Interrupt
ORB
    INT_PENDING,#00000010B
    ; Sets the A/D Interrupt
```

Caution must be used when writing to the pending register to clear interrupts. If the interrupt has already been acknowledged when the bit is cleared, a 4 state time "partial" interrupt cycle will occur. This is because the 8 X 9 X will have to fetch the next instruction of the normal instruction flow, instead of proceeding with the interrupt processing as it was going to. The effect on the program will be essentially that of an extra NOP. This can be prevented by clearing the bits using a 2 operand immediate logical, as the 8X9X holds off acknowledging interrupts during these "read/modify/ write" instructions.


Figure 22. Interrupt Pending Register

## Interrupt Mask Register

Individual interrupts can be enabled or disabled by setting or clearing bits in the interrupt mask register (INT__MASK-08H). The format of this register is the same as that of the Interrupt Pending Register shown in Figure 22.

The INT_MASK register can be read or written as byte register. A one in any bit position will enable the corresponding interrupt source and a zero will disable the source. The hardware will save any interrupts that occur by setting bits in the pending register, even if the interrupt mask bit is cleared. The INT_MASK register also can be accessed as the lower eight bits of the PSW so the PUSHF and POPF instructions save and restore the INT__MASK register as well as the global interrupt lockout and the arithmetic flags.

## GLOBAL DISABLE

The processing of all interrupts can be disabled by clearing the I bit in the PSW. Setting the I bit will enable interrupts that have mask register bits which are set. The I bit is controlled by the EI (Enable Interrupts) and DI (Disable Interrupts) instructions. Note that the I bit only controls the actual servicing of interrupts. Interrupts that occur during periods of lockout will be held in the pending register and serviced on a prioritized basis when the lockout period ends.

### 4.2 Interrupt Priorities

The priority encoder looks at all of the interrupts which are both pending and enabled, and selects the one with the highest priority. The priorities are shown in Figure 20 ( 7 is highest, 0 is lowest). The interrupt generator then forces a call to the location in the indicated vector location. This location would be the starting location of the Interrupt Service Routine (ISR).

This priority selection controls the order in which pending interrupts are passed to the software via interrupt calls. The software can then implement its own priority structure by controlling the mask register (INT_MASK). To see how this is done, consider the case of a serial I/O service routine which must run at a priority level which is lower than the HSI data available interrupt but higher than any other source. The "preamble" and exit code for this interrupt service routine would look like this:

[^0]Note that location 200 CH in the interrupt vector table would have to be loaded with the value of the label serial_io_isr and the interrupt be enabled for this routine to execute.

There is an interesting chain of instruction side-effects which makes this (or any other) 8X9X interrupt service routine execute properly:
a) After the hardware decides to process an interrupt, it generates and executes a special interrupt-call instruction, which pushes the current program counter onto the stack and then loads the program counter with the contents of the vector table entry corresponding to the interrupt. The hardware will not allow another interrupt to be serviced immediately following the interrupt-call. This guarantees that once the interrupt-call starts, the first instruction of the interrupt service routine will execute.
b) The PUSHF instruction, which is now guaranteed to execute, saves the PSW in the stack and then clears the PSW. The PSW contains, in addition to the arithmetic flags, the INT__MASK register and the global disable flag (I). The hardware will not allow an interrupt following a PUSHF instruction and, by the time the LD instruction starts, all of the interrupt enable flags will be cleared. Now there is guaranteed execution of the LD INT__MASK instruction.
c) The LD INT__MASK instruction enables those interrupts that the programmer chooses to allow to interrupt the serial I/O interrupt service routine. In this example only the HSI data available interrupt will be allowed to do this but any interrupt or combination of interrupts could be enabled at this point, even the serial interrupt. It is the loading of the INT__MASK register which allows the software to establish its own priorities for interrupt servicing independently from those that the hardware enforces.
d) The EI instruction reenables the processing of interrupts.
e) The actual interrupt service routine executes within the priority structure established by the software.
f) At the end of the service routine the POPF instruction restores the PSW to its state when the interruptcall occurred. The hardware will not allow interrupts to be processed following a POPF instruction so the execution of the last instruction (RET) is guaranteed before further interrupts can occur. The reason that this RET instruction must be protected in this fashion is that it is quite likely that the POPF instruction will reenable an interrupt which is already pending. If this interrupt were serviced before the RET instruction, then the return address to the code that was executing when the original interrupt occurred would be left on the stack. While this does not present a problem to the program flow, it could result in a stack overflow if interrupts are occurring at a high frequency. The POPF instruction also pops the

INT__MASK register (part of the PSW), so any changes made to this register during a routine which ends with a POPF will be lost.

Notice that the "preamble" and exit code for the interrupt service routine does not include any code for saving or restoring registers. This is because it has been assumed that the interrupt service routine has been allocated its own private set of registers from the onboard register file. The availability of some 230 bytes of register storage makes this quite practical.

### 4.3 Critical Regions

Interrupt service routines must share some data with other routines. Whenever the programmer is coding those sections of code which access these shared pieces of data, great care must be taken to ensure that the integrity of the data is maintained. Consider clearing a bit in the interrupt pending register as part of a non-interrupt routine:

| LDB | AL, INT_PENDING |
| :--- | :--- |
| ANDB | AL, \#bit_mask |
| STB | AL, INT_PENDING |

This code works if no other routines are operating concurrently, but will cause occasional but serious problems if used in a concurrent environment. (All programs which make use of interrupts must be considered to be part of a concurrent environment.) To demonstrate this problem, assume that the INT__PENDING register contains 00001111 B and bit 3 (HSO event interrupt pending) is to be reset. The code does work for this data pattern but what happens if an HSI interrupt occurs somewhere between the LDB and the STB instructions? Before the LDB instruction INT__PEND. ING contains 00001111B and after the LDB instruction so does AL. If the HSI interrupt service routine executes at this point then INT__PENDING will change to 00001011 B . The ANDB changes AL to $00000111 B$ and the STB changes INT__PENDING to 00000111 B . It should be 00000011 B . This code sequence has manged to generate a false HSI interrupt The same basic process can generate an amazing assortment of problems and headaches. These problems can be avoided by assuring mutual exclusion which basically means that if more than one routine can change a variable, then the programmer must ensure exclusive access to the variable during the entire operation on the variable.

In many cases the instruction set of the 8X9X allows the variable to be modified with a single instruction. The code in the above example can be implemented with a single instruction.

ANDB
INT_PENDING,\#bit_mask

Instructions are indivisible so mutual exclusion is ensured in this case. Changes to the INT__PENDING register must be made as a single instruction, since bits can be changed in this register even if interrupts are disabled. Depending on system configurations, several other SFRs might also need to be changed in a single instruction for the same reason.

When variables must be modified without interruption, and a single instruction can not be used, the programmer must create what is termed a critical region in which it is safe to modify the variable. One way to do this is to simply disable interrupts with a DI instruction, perform the modification, and then re-enable interrupts with an EI instruction. The problem with this approach is that it leaves the interrupts enabled even if they were not enabled at the start. A better solution is to enter the critical region with a PUSHF instruction which saves the PSW and also clears the interrupt enable flags. The region can then be terminated with a POPF instruction which returns the interrupt enable to the state it was in before the code sequence. It should be noted that some system configurations might require more protection to form a critical region. An example is a system in which more than one processor has access to a common resource such as memory or external I/O devices.

### 4.4 Interrupt Timing

Interrupts are not always acknowledged immediately. If the interrupt signal does not occur prior to 4 statetimes before the end of an instruction, the interrupt will not be acknowledged until after the next instruction has been executed. This is because an instruction is fetched and prepared for execution a few state times before it is actually executed.

There are 6 instructions which always inhibit interrupts from being acknowledged until after the next instruction has been executed. These instructions are:
EI, DI - Enable and Disable Interrupts
POPF, PUSHF- Pop and Push Flags
SIGND - Prefix to perform signed multiply and divide (Note that this is not an ASM-96 Mnemonic, but is used for signed multiply and divide)
SOFTWARE
TRAP - Software interrupt
When an interrupt is acknowledged, the interrupt pending bit is cleared, and a call is forced to the location indicated by the specified interrupt vector. This call occurs after the completion of the instruction in process, except as noted above. The procedure of getting the vector and forcing the call requires 21 state times. If the stack is in external RAM an additional 3 state times are required.

The maximum number of state times required from the time an interrupt is generated (not acknowledged) until the $8 \mathrm{X9X}$ begins executing code at the desired location is the time of the longest instruction, NORML (Normalize - 42 state times), plus the 4 state times prior to the end of the previous instruction, plus the response time ( 21 to 24 state times). Therefore, the maximum response time is $70(42+4+24)$ state times. This does not include the 12 state times required for PUSHF if it is used as the first instruction in the interrupt routine or additional latency caused by having the interrupt masked or disabled. Refer to Figure 22A, Interrupt Response Time, to visualize an example of a worst case scenario.


Figure 22A. Interrupt Response Time

Interrupt latency time can be reduced by careful selection of instructions in areas of code where interrupts are expected. Using 'EI' followed immediately by a long instruction (e.g. MUL, NORML, etc.) will increase the maximum latency by 4 state times, as an interrupt cannot occur between EI and the instruction following EI. The "DI", "PUSHF", "POPF" and "TRAP" instructions will also cause the same situation. Typically the PUSHF, POPF and TRAP instructions would only effect latency when one interrupt routine is already in process, as these instructions are seldom used at other times.

### 5.0 TIMERS

Two 16 -bit timers are available for use on the 8096. The first is designated "Timer 1 ", the second, "Timer 2". Timer 1 is used to synchronize events to real time, while Timer 2 can be clocked externally and synchronizes events to external occurrences.

### 5.1 Timer 1

Timer 1 is clocked once every eight state times and can be cleared only by executing a reset. The only other way to change its value is by writing to 000 CH but this is a test mode which sets both timers to OFFFXH and should not be used in programs.

### 5.2 Timer 2

Timer 2 can be incremented by transitions (one count each transition, rising and falling) on either T2CLK or HSI.1. T2CLK is not available on the $8 \times 98$. The mul-
tiple functionality of the timer is determined by the state of I/O Control Register 0, bit 7 (IOC0.7). To ensure that all CAM entries are checked each count of Timer 2, the maximum transition speed is limited to once per eight state times. Timer 2 can be cleared by: executing a reset, by setting IOCO.1, by triggering HSO channel OEH, or by pulling T2RST or HSI. 0 high. The HSO and CAM are described in Section 7 and 8. IOC0.3 and ICOO.5 control the resetting of Timer 2. Figure 23 shows the different ways of manipulating Timer 2. It is recommended that the IOCO register only be used once during power on reset to initialize the timers and pins, followed by an HSO command 14 to clear Timer 2 internally; or externally cleared by the T2RST or HSI. 0 pins. T2RST is not available on the 8 X 98 . Some 8 X 9 XBH devices have errata associated with Timer 2. See the data sheets for more information.

### 5.3 Timer Interrupts

Both Timer 1 and Timer 2 can be used to trigger a timer overflow interrupt and set a flag in the 1/O Status Register 1 (IOS1). The interrupts are controlled by 1OC1. 2 and IOC1.3 respectively. The flags are set in IOS1.5 and IOS1.4, respectively.

Caution must be used when examining the flags, as any access (including Compare and Jump on Bit) of IOS1 clears bits 0 through 5 including the software timer flags. It is, therefore, recommended to write the byte to a temporary register before testing bits. The general enabling and disabling of the timer interrupts are controlled by the Interrupt Mask Register bit 0 . In all cases, setting a bit enables a function, while clearing a bit disables it.


Figure 23. Timer 2 Clock and Reset Options

### 5.4 Timer Related Sections

The High Speed I/O unit is coupled to the timers in that the HSI records the value on Timer 1 when transitions occur and the HSO causes transitions to occur based on values of either Timer 1 or Timer 2. The baud rate generator can use the T2CLK pin as input to its counter. a complete listing of the functions of IOS1, IOCO, and IOCl are in Section 11.

### 6.0 HIGH SPEED INPUTS

The High Speed Input Unit (HSI), can be used to record the time at which an event occurs with respect to Timer 1. There are 4 lines (HSI. 0 through HSI.3) which can be used in this mode and up to a total of 8 events can be recorded. HSI. 2 and HSI. 3 are bidirectional pins which can also be used as HSO. 4 and HSO.5. The I/O Control Registers (IOC0 and IOC1) are used to determine the functions of these pins. $\mathbf{A}$ block diagram of the HSI unit is shown in Figure 24.


Figure 24. High Speed Input Unit

### 6.1 HSI Modes

There are 4 possible modes of operation for each of the HSI pins. The HSI mode register is used to control which pins will look for what type of events. The 8 -bit register is set up as shown in Figure 25.

High and low levels each need to be held for at least 1 state time to ensure proper operation. The maximum input speed is 1 event every 8 state times except when the 8 transition mode is used, in which case it is 1 transition per state time. The divide by eight counter can only be zeroed in mid-count by performing a hardware reset on the $8 \mathrm{X9X}$.


Figure 25. HSI Mode Register Diagram
The HSI lines can be individually enabled and disabled using bits in IOCO, at location 0015H. Figure 26 shows the bit locations which control the HSI pins. If the pin is disabled, transitions will not be entered in the FIFO.


Figure 26. IOCO Control of HSI Pin Functions

### 6.2 HSI FIFO

When an HSI event occurs, a $9 \times 20$ FIFO stores the 16 bits of Timer 1 and the 4 bits indicating which pins had
events. It can take up to 8 state times for this information to reach the holding register. For this reason, 8 state times must be allowed between consecutive reads of HSI_TIME. When the FIFO is full, for a total of 8 events, were be stored by considering the holding register part of the FIFO. If the FIFO and holding register are full, any additional events will cause an overflow condition. Any eight consecutive events will overflow on the ninth event if the program does not clear all entries in the FIFO before the ninth event occurs. Some versions of the 8 X 9 X have errata associated with the HSI unit. See the data sheets for more information.

### 6.3 HSI Interrupts

Interrupts can be generated by the HSI unit in three ways; two FIFO related interrupts and 0 to 1 transitions on the HSI. 0 pin. The HSI. 0 pin can generate interrupts even if it is not enabled to the HSI FIFO. Interrupts generated by this pin cause a vector through location 2008H. The FIFO related interrupts are controlled by bit 7 of I/O Control Register 1, (IOC1.7). If the bit is a 0 , then an interrupt will be generated every time a value is loaded into the holding register. If it is a 1, an interrupt will only be generated when the FIFO, (independent of the holding register), has six entries in it. Since all interrupts are rising edge triggered, if $10 C 1.7=1$, the processor will not be re-interrupted until the FIFO first contains 5 or less records, then contains six or more.

### 6.4 HSI Status

Bits 6 and 7 of the I/O Status register 1 (IOS1) indicate the status of the HSI FIFO. If bit 6 is a 1, the FIFO contains at least six entries. If bit 7 is a 1 , the FIFO contains at least 1 entry and the HSI holding register has data available to be read. The FIFO may be read after verifying that it contains valid data. Caution must be used when reading or testing bits in IOS1, as this action clears bits $0-5$, including the software and hardware timer overflow flags. It is best to store the byte and then test the stored value. See Section 11.

Reading the HSI is done in two steps. First, the HSI Status register is read to obtain the current state of the HSI pins and which pins had changed at the recorded time. The format of the HSI_STATUS Register is shown in Figure 27. Second, the HSI Time register is read. Reading the Time register unloads one level of the FIFO, so if the Time register is read before the Status register, the event information in the Status register will be lost. The HSI Status register is at location 06 H and the HSI Time registers are in locations 04 H and 05 H .

If the HSI_TIME register is read without the holding register being loaded, the returned value will be indeterminate. Under the same conditions, the four bits in

HSI_STATUS indicating which events have occurred will also be indeterminate. The four HSI_STATUS bits which indicate the current state of the pins will always return the correct value.

It should be noted that many of the Status register conditions are changed by a reset, see Section 13. A complete listing of the functions of IOSO, IOS1, and IOC1 can be found in Section 11.

### 7.0 HIGH SPEED OUTPUTS

The High Speed Output unit, (HSO), is used to trigger events at specific times with minimal CPU overhead. These events include: starting an A to D conversion, resetting Timer 2 , setting 4 software flags, and switching 6 output lines (HSO. 0 through HSO.5). Up to eight events can be pending at one time and interrupts can be generated whenever any of these events are triggered. HSO. 4 and HSO. 5 are bidirectional pins which can also be used as HSI. 2 and HSI. 3 respectively. Bits 4 and 6 of I/O Control Register 1, (IOC1.4, IOC1.6), enable HSO. 4 and HSO. 5 as outputs.

The HSO unit can generate two types of interrupts. The HSO execution interrupt (vector $=(2006 \mathrm{H})$ ) is generated (if enabled) for HSO commands which operate one or more of the six output pins. The other HSO interrupt is the software timer interrupt (vector $=$ (200BH)) which is generated (if enabled) by any other HSO command, (e.g. triggering the A/D, resetting Timer 2 or generating a software time delay).

### 7.1 HSO CAM

A block diagram of the HSO unit is shown in Figure 28. The Content Addressable Memory (CAM) file is the center of control. One CAM register is compared with the timer values every state time, taking 8 state times to compare all CAM registers with the timers. This defines the time resolution of the HSO to be 8 state times ( 2.0 microseconds at an oscillator frequency of 12 MHz ).


270250-26
Where for each 2-bit status field the lower bit indicates whether or not an event has occurred on this pin at the time in HSI_TIME and the upper bit indicates the cur. rent status of the pin.

Figure 27. HSI Status Register Diagram
Each CAM register is 23 bits wide. Sixteen bits specify the time at which the action is to be carried out and 7 bits specify both the nature of the action and whether Timer 1 or Timer 2 is the reference. The format of the


Figure 28. High Speed Output Unit
command to the HSO unit is shown in Figure 29. Note that bit 5 is ignored for command channels 8 through 0FH.

To enter a command into the CAM file, write the 7-bit "Command Tag" into location 0006H followed by the time at which the action is to be carried out into word address 0004 H . The typical code would be:

```
LDB HSO_COMMAND,#what_to_do
ADD HSO_TIME,TIMERI,#when_to_do_it
```

Writing the time value loads the HSO Holding Register with both the time and the last written command tag. The command does not actually enter the CAM file until an empty CAM register becomes available.

Commands in the holding register will not execute even if their time tag is reached. Commands must be in the CAM for this to occur. Commands in the holding register can also be overwritten. Since it can take up to 8 state times for a command to move from the holding register to the CAM, 8 states must be allowed between successive writes to the CAM.

To provide proper synchronization, the minimum time that should be loaded to Timer 1 is Timer $1+2$. Smaller values may cause the Timer match to occur 65,636 counts later than expected. A similar restriction applies if Timer 2 is used.

Care must be taken when writing the command tag for the HSO. If an interrupt occurs during the time between writing the command tag and loading the time value, and the interrupt service routine writes to the HSO time register, the command tag used in the interrupt routine will be written to the CAM at both the time specified by the interrupt routine and the time specified by the main program. The command tag from the main program will not be executed. One way of avoiding this problem would be to disable interrupts when writing commands and times to the HSO unit. See also Section 4.5.


### 7.2 HSO Status

Before writing to the HSO, it is desirable to ensure that the Holding Register is empty. If it is not, writing to the HSO will overwrite the value in the Holding Register. I/O Status Register 0 (IOSO) bits 6 and 7 indicate the status of the HSO unit. This register is described in Section 11. If IOS0.6 equals 0 , the holding register is empty and at least one CAM register is empty. If IOSO. 7 equals 0 , the holding register is empty.

The programmer should carefully decide which of these two flags is the best to use for each application.

### 7.3 Clearing the HSO

All 8 CAM locations of the HSO are compared before any action is taken. This allows a pending external event to be cancelled by simply writing the opposite event to the CAM. However, once an entry is placed in the CAM, it cannot be removed until either the specified timer matches the written value or the chip is reset. If, as an example, a command has been issued to set HSO. 1 when TIMER $1=1234$, then entering a second command which clears HSO. 1 when TIMER $1=1234$ will result in no operation on HSO.1. Both commands will remain in the CAM until TIMER $1=1234$.

Internal events are not synchronized to Timer 1, and therefore cannot be cleared. This includes events on HSO channels 8 through F and all interrupts. Since interrupts are not synchronized it is possible to have multiple interrupts at the same time value.

### 7.4 Using Timer 2 with the HSO

Timer 1 is incremented only once every 8 state-times. When it is being used as the reference timer for an HSO action, the comparator has a chance to look at all 8 CAM registers before Timer 1 changes its value. Following the same reasoning, Timer 2 has been synchronized to allow it to change at a maximum rate of once per 8 state-times. Timer 2 increments on both edges of the input signal.

When using Timer 2 as the HSO reference, caution must be taken that Timer 2 is not reset prior to the highest value for a Timer 2 match in the CAM. This is because the HSO CAM will hold an event pending until a time match occurs, if that match is to a time value on Timer 2 which is never reached, the event will remain pending in the CAM until the device is reset.

Additional caution must be used when Timer 2 is being reset using the HSO unit, since resetting Timer 2 using the HSO is an internal event and can therefore happen at any time within the eight-state-time window. This situation arises when the event is set to occur when

Figure 29. HSO Command Tag Format

Timer 2 is equal to zero. If HSI. 0 or the T2RST pin is used to clear Timer 2, and Timer 2 equal to zero triggers the event, then the event may not occur. This is because HSI. 0 and T2RST clear Timer 2 asynchronously, and Timer 2 may then be incremented to one before the HSO CAM entry can be read and acted upon. This can be avoided by setting the event to occur when Timer 2 is equal to one. This method will ensure that there is enough time for the CAM entry recognition.

The same asynchronous nature can affect events scheduled to occur at the same time as an internal Timer 2 reset. These events should be logged into the CAM with a Timer 2 value of zero. When using this method to make a programmable modulo counter, the count will stay at the maximum Timer 2 value only until the Reset T2 command is recognized. The count will stay at zero for the transition which would have changed the count from " N " to zero, and then changed to a one on the next transition.

### 7.5 Software Timers

The HSO can be programmed to generate interrupts at preset times. Up to four such "Software Timers" can be in operation at a time. As each preprogrammed time is reached, the HSO unit sets a Software Timer Flag. If the interrupt bit in the command tag was set then a Software Timer Interrupt will also be generated. The interrupt service routine can then examine I/O Status register 1 (IOS1) to determine which software timer expired and caused the interrupt. When the HSO resets Timer 2 or starts an $\mathbf{A}$ to $\mathbf{D}$ conversion, it can also be programmed to generate a software timer interrupt but there is no flag to indicate that this has occurred.

If more than one software timer interrupt occurs in the same time frame it is possible that multiple software timer interrupts will be generated.

Each read or test of any bit in IOS1 will clear bits 0 through 5 . Be certain to save the byte before testing it unless you are only concerned with 1 bit. See also Section 11.5.

A complete listing of the functions of IOSO, IOS1, and 10 Cl can be found in Section 11. The Timers are described in Section 5 and the HSI is described in Section 6.

### 8.0 ANALOG INTERFACE

The 8 X 9 X can easily interface to analog signals using its Analog to Digital Converter and its Pulse-WidthModulated (PWM) output and HSO Unit. There are 8 inputs to the 10 -bit A to D converter on the $8 \mathrm{X} 9 \times \mathrm{XH}$ and 8X9XJF. There are 4 inputs on the 8X98. The PWM and HSO units provide digital signals which can be filtered for use as analog outputs.

### 8.1 Analog Inputs

A to $D$ conversion is performed on one input at a time using successive approximation with a result equal to the ratio of the input voltage divided by the analog supply voltage. If the ratio is 1.00 , then the result will be all ones. The A/D converter is available on selected members of the MCS-96 family. See Section 14 for the device selection matrix.

Each conversion on the 8 X 9 X requires 88 state-times ( $22 \mu \mathrm{~s}$ at 12 MHz ) independent of the accuracy desired or value of input voltage. The input voltage must be in the range of 0 to $V_{\text {REF, }}$ the analog reference and supply voltage. For proper operation, $V_{\text {REF }}$ (the reference voltage and analog power supply) must be between 4.5 V and 5.5 V . The $\mathrm{A} / \mathrm{D}$ result is calculated from the formula:
$1023 \times$ (input voltage-ANGND) $/\left(V_{\text {REF }}-A N G N D\right)$
It can be seen from this formula that changes in VREF or ANGND effect the output of the converter. This can be advantageous if a ratiometric sensor is used since these sensors have an output that can be measured as a proportion of $\mathrm{V}_{\text {REF }}$.

ANGND must be tied to $\mathrm{V}_{\mathrm{SS}}$ (digital ground) in order for the 8 X 9 X to operate properly. This common connection should be made as close to the chip as possible, and using good bulk and high frequency by-pass capacitors to decouple power supply variations and noise from the circuit. Analog design rules call for one and only one common connection between analog and digital returns to eliminate unwanted ground variations.

The A/D converter has sample and hold. The sampling window is open for 4 state times which are included in the 88 state-time conversion period. The exact timings of the $\mathrm{A} / \mathrm{D}$ converter can be found in Section 3 of the Hardware Design chapter.

### 8.2 A/D Commands

Analog signals can be sampled by any one of the 8 analog input pins (ACHO through ACH7) which are shared with Port 0 . ACH7 can also be used as an external interrupt if IOC1.1 is set (see Sections 4 and 11). The A/D Command Register, at location 02 H , selects which channel is to be converted and whether the conversion should start immediately or when the HSO (Channel \#OFH) triggers it. The A/D command register must be written to for each conversion, even if the HSO is used as the trigger. A to D commands are formatted as shown in Figure 30.

The command register is double buffered so it is possible to write a command to start a conversion triggered by the HSO while one is still in progress. Care must be taken when this is done since if a new conversion is started while one is already in progress, the conversion in progress is cancelled and the new one is started. When a conversion is started, the result register is cleared. For this reason the result register must be read before a new conversion is started or data will be lost.

### 8.3 A/D Results

Results of the analog conversions are read from the A/D Result Register at locations 02H and 03H. Although these addresses are on a word boundary, they must be read as individual bytes. Information in the A/D Result register is formatted as shown in Figure 31. Note that the status bit may not be set until 8 state


Figure 30. A/D Command Register


Figure 31. A/D Result Register
times after the go command, so it is necessary to wait 8 state times before testing it. Information on using the HSO is in Section 7.

### 8.4 Pulse Width Modulation Output (D/A)

Digital to analog conversion can be done with the Pulse Width Modulation output; a block diagram of the circuit is shown in Figure 32. The 8-bit counter is incremented every state time. When it equals 0 , the PWM output is set to a one. When the counter matches the value in the PWM register, the output is switched low. When the counter overflows, the output is once again switched high. A typical output waveform is shown in

Figure 33. Note that when the PWM register equals 00 , the output is always low. Additionally, the PWM register will only be reloaded from the temporary latch when the counter overflows. This means that the compare circuit will not recognize a new value to compare against until the counter has expired the remainder of the current 8-bit count.

The output waveform is a variable duty cycle pulse which repeats every 256 state times ( $64 \mu$ s at 12 MHz ). Changes in the duty cycle are made by writing to the PWM register at location 17H. There are several types of motors which require a PWM waveform for most efficient operation. Additionally, if this waveform is integrated it will produce a DC level which can be changed in 256 steps by varying the duty cycle.


Figure 32. Pulse Width Modulated (D/A) Output


Figure 33. Typical PWM Outputs

Details about the hardware required for smooth, accurate D/A conversion can be found in Section 4 of the Hardware Design chapter. Typically, some form of buffer and integrator are needed to obtain the most usefulness from this feature.

The PWM output shares a pin with Port 2 , pin 5 so that these two features cannot be used at the same time. IOC1.0 equal to 1 selects the PWM function instead of the standard port function. More information on 10 Cl is in Section 11.

### 8.5 PWM Using the HSO

The HSO unit can be used to generate PWM waveforms with very little CPU overhead. If the HSO is not being used for other purposes, a 4 line PWM unit can be made by loading the on and off times into the CAM in sets of 4 . The CAM would then always be loaded and only 2 interrupts per PWM period would be needed.

### 9.0 SERIAL PORT

The serial port on the 8 X 9 X has 3 asynchronous and one synchronous mode. The asynchronous modes are full duplex, meaning they can transmit and receive at the same time. The receiver is double buffered so that the reception of a second byte can begin before the first byte has been read. The port is functionally compatible with the serial port on the MCS-51 family of microcontrollers, although the software used to control the ports is different.

Control of the serial port is handled through the Serial Port Control/Status Register at location 11H. Figure 37 shows the layout of this register. The details of using it to control the serial port will be discussed in Section 9.2.

Data to and from the serial port is transferred through SBUF (tx) and SBUF (tx), both located at 07H. A1though these registers share the same address, they are physically separate, with SBUF (rx) containing the data received by the serial port and SBUF (tx) used to hold data ready for transmission. The program cannot write to SBUF ( rx ) or read from SBUF ( tx ).

The baud rate at which the serial port operates is controlled by an independent baud rate generator. The inputs to this generator can be either the XTAL1 or the T2CLK pin. Details on setting up the baud rate are given in Section 9.3.

### 9.1 Serial Port Modes

## MODE 0

Mode 0 is a synchronous mode which is commonly used for shift register based I/O expansion. In this mode the TXD pin outputs a set of 8 pulses while the RXD pin either transmits or receives data. Data is transferred 8 bits at a time with the LSB first. A diagram of the relative timing of these signals is shown in Figure 34. Note that this is the only mode which uses RXD as an output.


270250-34
Figure 34. Serial Port Mode 0 Timing

Although it is not possible to transmit and receive at the same time using this mode, two external gates and a port pin can be used to time-multiplex the two functions. An example of multiplexing transmit and receive is discussed in Section 6.1 of the Hardware Design chapter.

## MODE 1

Mode 1 is the standard asynchronous communications mode. The data frame used in this mode is shown in Figure 35. It consists of 10 bits; a start bit ( 0 ), 8 data bits (LSB first), and a stop bit (1). If parity is enabled, (the PEN bit is set to a 1 ), an even parity bit is sent instead of the 8th data bit and parity is checked on reception.

## MODE 2

Mode 2 is the asynchronous 9th bit recognition mode. This mode is commonly used with Mode 3 for multiprocessor communications. Figure 36 shows the data frame used in this mode. It consists of a start bit (0), 9 data bits (LSB first), and a stop bit (1). When transmitting, the 9 th bit can be set to a one by setting the TB8 bit in the control register before writing to SBUF (tx). The TB8 bit is cleared on every transmission, so it must be set prior to writing to SBUF (tx) each time it is desired. During reception, the serial port interrupt and the Receive Interrupt (RI) bit will not be set unless the 9th bit being received is set. This provides an easy way to have selective reception on a data link. Parity cannot be enabled in this mode.

## MODE 3

Mode 3 is the asynchronous 9th bit mode. The data frame for this mode is identical to that of Mode 2. The transmission differences between Mode 3 and Mode 2 are that parity can be enabled ( $\mathrm{PEN}=1$ ) and cause the 9th data bit to take the even parity value. The TB8 bit can still be used if parity is not enabled ( $\mathrm{PEN}=0$ ). When in Mode 3, a reception always causes an interrupt, regardless of the state of the 9 th bit. The 9 th bit is stored if $\mathrm{PEN}=0$ and can be read in bit RB8. If PEN $=1$ then RB8 becomes the Receive Parity Error (RPE) flag.

### 9.2 Controlling the Serial Port

Control of the serial port is done through the Serial Port Control (SP_CON) and Serial Port Status (SP_STAT) registers shown in Figure 37. Writing to location 11 H accesses SP__CON while reading it access SP__STAT. Note that reads of SP__STAT will return indeterminate data in the lower 5 bits and writing to the upper 3 bits of SP__CON has no effect on chip functionality. The TB8 bit is cleared after each transmission and both TI and RI are cleared whenever SP_STAT (not SP__CON) is accessed. Whenever the TXD pin is used for the serial port it must be enabled by setting IOC1.5 to a $1.10 C 1$ is discussed further in Section 11.3. Information on the hardware connections and timing of the serial port is in Section 6 of the Hardware Design chapter.


Figure 35. Serial Port Frame-Mode 1


Figure 36. Serial Port Frame Modes 2 and 3


Figure 37. Serial Port Control/Status Register

In Mode 0 , if REN $=0$, writing to SBUF ( tx ) will start a transmission. Causing a rising edge on REN, or clearing RI with REN $=1$, will start a reception. Setting REN $=0$ will stop a reception in progress and inhibit further receptions. To avoid a partial or complete undesired reception, REN must be set to zero before RI is cleared. This can be handled in an interrupt environment by using software flags or in straight-line code by using the Interrupt Pending register to signal the completion of a reception.

In the asynchronous modes, writing to SBUF (tx) starts a transmission. A falling edge on RXD will begin a reception if REN is set to 1 . New data placed in SBUF ( $t x$ ) is held and will not be transmitted until the end of the stop bit has been sent.

In all modes, the RI flag is set after the last data bit is sampled approximately in the middle of the bit time. Also for all modes, the TI flag is set after the last data bit (either $8^{\text {th }}$ or $9^{\text {th }}$ ) is sent, also in the middle of the bit time. The flags clear when SP__STAT is read, but do not have to be clear for the port to receive or transmit. The serial port interrupt bit is set as a logical OR of the RI and TI bits. Note that changing modes will reset the Serial Port and abort any transmission or reception in progress on the channel. If the $\mathrm{T}_{\mathrm{X}}$ and $\mathrm{R}_{\mathrm{X}}$ pins are tied together for loopback testing, the RI flag will be written first.

### 9.3 Determining Baud Rates

Baud rates in all modes are determined by the contents of a 16 -bit register at location 000 EH . This register must be loaded sequentially with 2 bytes (least significant byte first). The serial port will not function between the loading of the first and second bytes. The MSB of this register selects one of two sources for the input frequency to the baud rate generator. If it is a 1 , the frequency on the XTAL1 pin is selected, if not, the external frequency from the T2CLK pin is used. It should be noted that the maximum speed of T2CLK is one transition every 2 state times, with a minimum period of 16 XTALI cycles. This provides the needed synchronization to the internal serial port clocks.

The unsigned integer represented by the lower 15 bits of the baud rate register defines a number B, where B has a maximum value of 32767 . The baud rate for the four serial modes using either XTAL1 or T2CLK as the clock source is given by:

Using XTAL1:
Mode 0: $\underset{\text { Rate }}{\text { Baud }}=\frac{\text { XTAL1 frequency }}{4^{*}(B+1)} ; B \neq 0$

$$
\text { Others: } \underset{\text { Rate }}{\text { Baud }}=\frac{\text { XTAL1 frequency }}{64^{*}(B+1)}
$$

Using T2CLK:

$$
\begin{aligned}
& \text { Mode 0: } \underset{\text { Rate }}{\text { Baud }}=\frac{\text { T2CLK frequency }}{B} ; \quad B \neq 0 \\
& \text { Others: } \underset{\text { Rate }}{\text { Baud }}=\frac{\text { T2CLK frequency }}{16^{*} 8} ; B \neq 0
\end{aligned}
$$

Note that B cannot equal 0, except when using XTALI in other than mode 0 .

Common baud rate values, using XTAL1 at 12 MHz , are shown below.

| Baud <br> Rate | Baud Register Value |  |
| :---: | :---: | :---: |
|  | Mode 0 | Others |
| 9600 | 8137 H | 8013 H |
| 4800 | 8270 H | 8026 H |
| 2400 | 84 EH | 804 H |
| 1200 | $89 \mathrm{C3H}$ | 809 HH |
| 300 | A70H | 8270 H |

The maximum baud rates are 1.5 Mbaud synchronous and 187.5 K baud asynchronous with 12 MHz on XTAL1.

### 9.4 Multiprocessor Communications

Mode 2 and 3 are provided for multiprocessor communications. In Mode 2 if the received 9 th data bit is not 1 , the serial port interrupt is not activated. The way to use this feature in multiprocessor systems is described below.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address frame which identifies the target slave. An address frame will differ from a data frame in that the 9 th data bit is 1 in an address frame and 0 in a data frame. Slaves in Mode 2 will not be interrupted by a data frame. An address frame, however, will interrupt all slaves so that each slave can examine the received byte and see if it is being addressed. The addressed slave switches to Mode 3 to receive the coming data frames, while the slaves that were not addressed stay in Mode 2 and go on about their business.

### 10.0 I/O PORTS

There are five 8 -bit I/O ports on the 8096. Some of these ports are input only, some are output only, some are bidirectional and some have alternate functions. In addition to these ports, the HSI/O unit can be used to
provide extra I/O lines if the timer related features of these lines are not needed.

Input ports connect to the internal bus through an input buffer. Output ports connect through an output buffer to an internal register that hold the bits to be output. Bidirectional ports consist of an internal register, an input buffer, and an output buffer.

Port 0 is an input port which is also used as the analog input for the A to D converter. Port 1 is a quasi-bidirectional port. Port 2 contains three types of port lines: quasi-bidirectional, input and output. The input and output lines are shared with other functions in the 8X9X as shown in Table 4. Ports 3 and 4 are opendrain bidirectional ports which share their pins with the address/data bus.

Table 4. Port 2 Alternate Functions

| Port | Function | Alternate Function | Controlled by |
| :---: | :---: | :---: | :---: |
| P2.0 | Output | TXD (Serial Port Transmit) | 10C1.5 |
| P2.1 | Input | RXD (Serial Port Receive M1-3) | N/A |
|  | Output | RXD (Serial Port Output M0) |  |
| P2. 2 | Input | EXTINT <br> (External Interrupt) | IOC1.1 |
| P2.3 | Input | T2CLK (Timer 2 Input) | $10 C 0.7$ |
| P2.4 | Input | T2RST (Timer 2 Reset) | 10 CO .5 |
| P2.5 | Output | PWM (Pulse-Width Modulation) | IOC1.0 |
| $\begin{aligned} & \text { P2.6 } \\ & \text { P2.7 } \end{aligned}$ | Quasi-Bidirectional Quasi-Bidirectional |  |  |

Section 2 of the Hardware Design chapter contains additional information on the timing, drive capabilities, and input impedances of $\mathrm{I} / \mathrm{O}$ pins.

### 10.1 Input Ports

Input ports and pins can only be read. There are no output drivers on these pins. The input leakage of these pins is in the microamp range. The specific values can be found in the data sheet for the device being considered.

In addition to acting as a digital input, each line of Port 0 can be selected to be the input of the $A$ to $D$ converter as discussed in Section 8. The pins on Port 0 are tested
to have D.C. leakage of 3 microamps or less, as specified in the data sheet for the device being considered. The capacitance on these pins is approximately 5 pF and will instantaneously increase by around 5 pF when the pin is being sampled by the A to D converter.

The $8 \times 98$ devices only have 4 Port 0 pins.
The 8 X 9 X samples the input to the $\mathrm{A} / \mathrm{D}$ for 4 state times at the beginning of the conversion. Details on the $A$ to $D$ converter can be found in Section 8 of this chapter and in Section 3 of the Hardware Design chapter.

### 10.2 Quasi-Bidirectional Ports

Port 1, Port 2.6 and Port 2.7 are quasi-bidirectional ports. Port 1, Port 2.6 and Port 2.7 are not available on the 8X98. "Quasi-bidirectional" means that the port pin has a weak internal pullup that is always active and an internal pulldown which can be on to output a 0 , or off to output a 1 . If the internal pulldown is left off (by writing a 1 to the pin), the pin's logic level can be controlled by an external pulldown. If the external pulldown is on, it will input a 0 to the 8 X 9 X , if it is off, a 1 will be input. From the user's point of view, the main difference between a quasi-bidirectional port and a standard input port is that the quasi-bidirectional port will source current if externally pulled low. It will also pull itself high if left unconnected.

In parallel with the weak internal pullup is a much stronger internal pullup that is activated for one state time when the pin is internally driven from 0 to 1 . This is done to speed up the 0 -to- 1 transition time. When this pullup is on the pin can typically source 30 milliamps to $\mathrm{V}_{\mathrm{SS}}$.

When the processor writes to the pins of a quasi-bidirectional port it actually writes into a register which in turn drives the port pin. When the processor reads these ports, it senses the status of the pin directly. If a port pin is to be used as an input then the software should write a one to its associated SFR bit, this will cause the low-impedance pull-down device to turn off
and leave the pin pulled up with a relatively high impedance pullup device which can be easily driven down by the device driving the input.

If some pins of a port are to be used as inputs and some are to be used as outputs the programmer should be careful when writing to the port.

Particular care should be exercised when using XOR opcodes or any opcode which is a read-modify-write instruction. It is possible for a Quasi-Bidirectional Pin to be written as a one, but read back as a zero if an external device (i.e., a transistor base) is pulling the pin below VIH. See the Hardware Design Chapter Section 2.2 for further details on using the Quasi-Bidirectional Ports.

### 10.3 Output Ports

Output pins include the bus control lines, the HSO lines, and some of Port 2. These pins can only be used as outputs as there are no input buffers connected to them. It is not possible to use immediate logical instructions such as XOR PORT2, \#00111B to toggle these pins. The output currents on these ports is higher than that of the quasi-bidirectional ports.

### 10.4 Ports 3 and 4/ADO-15

These pins have two functions. They are either bidirectional ports with open-drain outputs or System Bus pins which the memory controller uses when it is accesing off-chip memory. If the EA line is low, the pins always act as the System Bus. Otherwise they act as bus pins only during a memory access. If these pins are being used as ports and bus pins, ones must be written to them prior to bus operations.

Accessing Port 3 and 4 as I/O is easily done from internal registers. Since the LD and ST instructions require the use of internal registers, it may be necessary to first move the port information into an internal location before utilizing the data. If the data is already internal, the LD is unnecessary. For instance, to write a word value to Port 3 and $4 \ldots$

```
LD intreg, portdata ; register }\leftarrow dat
    ; not needed if already internal
ST intreg, lFFEH ; register }->\mathrm{ Port 3 and 4
```

To read Port 3 and 4 requires that "ones" be written to the port registers to first setup the input port configuration circuit. Note that the ports are reset to this input condition, but if zeroes have been written to the port, then ones must be re-written to any pins which are to be used as inputs. Reading Port 3 and 4 from a previously written zero condition is as follows...

LD intregA, \#OFFFFH ; setup port change mode pattern
ST intregA, lFFEH ; register $\rightarrow$ Port 3 and 4
; LD \& ST not needed if previously
; written as ones
LD intregB, lFFEH ; register $\leftarrow$ Port 3 and 4
Note that while the format of the LD and ST instructions are similar, the source and destination directions change.

When acting as the system bus the pins have strong drivers to both $V_{C C}$ and $V_{S S}$. These drivers are used whenever data is being output on the system bus and are not used when data is being output by Ports 3 and 4. Only the pins and input buffers are shared between the bus and the ports. The ports use different output buffers which are configured as open-drain, and require pullup resistors. (open-drain is the MOS version of open-collector.) The port pins and their system bus functions are shown in Table 5.

Table 5. P3,4/AD0-15 Pins

| Port Pin | System Bus <br> Function |
| :---: | :---: |
| P3.0 | AD0 |
| P3.1 | AD1 |
| P3.2 | AD2 |
| P3.3 | AD3 |
| P3.4 | AD4 |
| P3.5 | AD5 |
| P3.6 | AD6 |
| P3.7 | AD7 |
| P4.0 | AD8 |
| P4.1 | AD9 |
| P4.2 | AD10 |
| P4.3 | AD11 |
| P4.4 | AD12 |
| P4.5 | AD13 |
| P4.6 | AD14 |
| P4.7 | AD15 |

### 11.0 STATUS AND CONTROL REGISTERS

There are two I/O Control registers, 10 CO and 10 Cl . IOCO controls Timer 2 and the HSI lines. IOC1 controls some pin functions, interrupt sources and 2 HSO pins.

Whenever input lines are switched between two sources, or enabled, it is possible to generate transitions on these lines. This could cause problems with respect to edge sensitive lines such as the HSI lines, Interrupt line, and Timer 2 control lines.

### 11.1 I/O Control Register 0 (IOCO)

IOCO is located at 0015 H . The four HSI lines can be enabled or disabled to the HSI unit by setting or clearing bits in IOC0. Timer 2 functions including clock and reset sources are also determined by IOCO. The control bit locations are shown in Figure 38. IOCO is for initialization only.


Figure 38. I/O Control Register 0 (IOCO)

### 11.2 I/O Control Register 1 (IOC1)

IOC1 is used to select some pin functions and enable or disable some interrupt sources. Its location is 0016 H . Port pin P2.5 can be selected to be the PWM output instead of a standard output. The external interrupt source can be selected to be either EXTINT (same pin as P2.2) or Analog Channel 7 (ACH7, same pin as P0.7). Timer 1 and Timer 2 overflow interrupts can be individually enabled or disabled. The HSI interrupt can be selected to activate either when there is 1 FIFO entry or 7. Port pin P2.0 can be selected to be the TXD output. HSO. 4 and HSO. 5 can be enabled or disabled to the HSO unit. More information on interrupts is available in Section 4. The positions of the IOCl control bits are shown in Figure 39.

### 11.3 I/O Status Register 0 (IOSO)

There are two I/O Status registers, IOSO and IOS1. IOSO, located at 0015 H , holds the current status of the HSO lines and CAM. The status bits of IOSO are shown in Figure 40.


270250-38
Figure 39. I/O Control Register 1 (IOC1)


270250-39

Figure 40. I/O Status Register 0 (IOSO)

| 0 | SOFTWARE TIMER 0 EXPIRED |
| :--- | :--- | :--- |
| 1 | SOFTWARE TIMER 1 EXPIRED |
| 2 | SOFTWARE TMMER 2 EXPIRED |
| 3 | SOFTWARE TIMER 3 EXPIRED |
| 4 | TIMER 2 HAS OVERFLOW |
| 5 | TIMER 1 HAS OVERFLOW |
| 6 | HSI FIFO IS FULL |
| 7 | HSI HOLDING REGISTER DATA AVAILABLE |

Figure 41. HSIO Status Register 1 (IOS1)

### 11.4 I/O Status Register 1 (IOS1)

IOS1 is located at 016 H . It contains status bits for the timers and the HSI/O. The positions of these bits are shown in Figure 41.

Whenever the processor reads this register all of the time-related flags (bits 5 through 0 ) are cleared. This applies not only to explicit reads such as:
LDB AL,IOS1
but also to implicit reads such as:
JB IOS1.3, somewhere_else
which jumps to somewhere_else if bit 3 of IOS1 is set. In most cases this situation can best be handled by having a byte in the register file which is used to maintain an image of lower five bits of the register. Any time a hardware timer interrupt or a HSO software timer interrupt occurs the byte can be updated:

ORB IOS1_image,IOSI
leaving IOS1_image containing all the flags that were set before plus all the new flags that were read and cleared from IOSI. Any other routine which needs to sample the flags can safely check IOS1_image. Note that if these routines need to clear the flags that they have acted on, then the modification of IOS1__image must be done from inside a critical region (see Section 4.4).

### 12.0 WATCHDOG TIMER

The WatchDog Timer (WDT) provides a means to recover gracefully from a software upset. When the watchdog is enabled it will initiate a hardware reset unless the software clears it every 64 K state times.

The WDT is implemented as an 8 -bit timer with an 8 -bit prescaler. The prescaler is not synchronized, so the timer will overflow between 65280 and 65535 state times after being reset. When the timer overflows it pulls down the RESET pin for at least one state time, resetting the $8 \mathrm{X9X}$ and any other devices tied to the RESET line. If a large capacitor is connected to the line, the pin may take a long time to go low. This will effect the length of time the pin is low and the voltage on the pin when it is finished falling. Section 1.4 of the Hardware Design chapter contains more information about reset hardware connections.

The WDT is enabled the first time it is cleared. Once it is enabled, it can only be disabled by resetting the 8X9X. The internal bit which controls the watchdog can typically maintain its state through power glitches as low as $V_{\text {SS }}$ and as high as 7.0 V for up to one millisecond.

Enabling and clearing the WDT is done by writing a "01EH" followed by a "0E1H" to the WDT register at location 0AH. This double write is used to help prevent accidental clearing of the timer.

### 12.1 Software Protection Hints

Glitches and noise on the PC board can cause software upsets, typically by changing either memory locations or the program counter. These changes can be internal to the chip or be caused by bad data returning to the chip.

There are both hardware and software solutions to noise problems, but the best solution is good design practice and a few ounces of prevention. The software can be designed so that the watchdog times out if the program does not progress properly. The watchdog will also time-out if the software error was due to ESD (Electrostatic Discharge) or other hardware related problems. This prevents the controller from having a malfunction for longer than 16 milliseconds if a 12 MHz oscillator is used.

When using the WDT to protect software it is desirable to reset it from only one place in code. This will lessen the chance that an undesired WDT reset will occur. The section of code that resets the WDT should monitor the other code sections for proper operation. This can be done by checking variables to make sure they
are within reasonable values. Simply using a software timer to reset the WDT every 15 milliseconds will not provide much protection against minor problems.

It is also recommended that unused areas of code be filled with NOPs and periodic jumps to an error routine or RST (reset chip) instructions. This is particularly important in the code around lookup tables, since if lookup tables are executed undesired results will occur. Wherever space allows, each table should be surrounded by 7 NOPs (the longest 8096 instruction has 7 bytes) and a RST or jump to error routine instruction. Since RST is a one-byte instruction, the NOPs are not needed if RSTs are used instead of jumps to an error routine. This will help to ensure a speedy recovery should the processor have a glitch in the program flow. Since RST instruction has an opcode of OFFH, pulling the data lines high with resistors will cause an RST to be executed if unimplemented memory is addressed.

### 12.2 Disabling The Watchdog

The watchdog should be disabled by software not initializing it. If this is not possible, such as during program development, the watchdog can be disabled by holding the RESET pin at 2.0 V to 2.5 V . Voltages over 2.5 V on the pin could quickly damage the device. Even at 2.5 V , using this technique for other than debugging purposes is not recommended, as it may effect long term reliability. It is further recommended that any device used in this way for more than several seconds, not be used in production versions of products. Section 1.6 of the Hardware Design chapter has more information on disabling the Watchdog Timer.

### 13.0 RESET

### 13.1 Reset Signal

As with all processors, the 8 X 9 X must be reset each time the power is turned on. This is done by holding the RESET pin low for at least 2 state times after the power supply is within tolerance and the oscillator has stabilized. (See Figure 44, TRLPV.)

After the $\overline{\text { RESET }}$ pin is brought high, a ten state reset sequence is executed. During this time, the Chip Configuration Byte (CCB) is read from location 2018 H and written to the 8X9X Chip Configuration Register (CCR). If the voltage on the $\overline{E A}$ pin selects the internal/external execution mode the CCB is read from internal ROM/EPROM. If the voltage on the EA pin selects the external execution only mode the CCB is read from external memory.

The $8 \mathrm{X9X}$ can be reset using a capacitor, 1 -shot, or any other method capable of providing a pulse of at least 2 state times longer than required for $\mathrm{V}_{\mathrm{CC}}$ and the oscillator to stabilize.

For best functionality, it is suggested that the reset pin be pulled low with an open collector device. In this way, several reset sources can be wire ORed together. Remember, the RESET pin itself can be a reset source when the RST instruction is executed or when the Watchdog Timer overflows. Details of hardware suggestions for reset can be found in Section 1.4 of the Hardware Design chapter.

### 13.2 Reset Status

The I/O lines and control lines of the 8 X 9 X will be in their reset state within 10 XTAL 1 periods after reset is low, with $\mathrm{V}_{\mathrm{CC}}$ and the oscillator stabilized (See Figure 44, TRLPV). Prior to that time, the status of the I/O lines is indeterminate. After the 10 state time reset sequence, the Special Function Registers will be set as follows:

| Register | Reset Value |
| :--- | :---: |
| Port 1 | XXXXXXXXB |
| Port 2 | XXOXXXX1B |
| Port 3 | 11111111 B |
| Port 4 Control | 11111111 B |
| PWM C | 00 H |
| Serial Port (Transmit) | undefined |
| Serial Port (Receive) | undefined |
| Baud Rate Register | undefined |
| Serial Port Control | XXXX0XXXB |
| Serial Port Status | X00XXXXXB |
| A/D Command | undefined |
| A/D Result | undefined |
| Interrupt Pending | undefined |
| Interrupt Mask | $00000000 B$ |
| Timer 1 | $0000 H$ |
| Timer 2 | $0000 H$ |
| Watchdog Timer | $0000 H$ |
| HSI Mode | XXXXXXXXB |
| HSI Status | undefined |
| IOSO | $00000000 B$ |
| IOS1 | $00000000 B$ |
| IOC0 | X0X0X0X0B |
| IOCI | X0XOXXX1B |
| HSI FIFO | empty |
| HSO CAM | empty |
| HSO SFR | $000000 B$ |
| PSW | $0000 H$ |
| Stack Pointer | undefined |
| Program Counter | $2080 H$ |

Figure 42. Register Reset Status

Port 1 and Port 2.6, 2.7 reset to a strong or weak pullup condition. HSO. 4 and HSO. 5 reset to a floating condition as they are disabled by IOC1.4 and IOC1.6.

Other conditions following a reset are:

| Pin | Reset Value |
| :--- | :---: |
| $\overline{\mathrm{RD}}$ | high |
| $\overline{W R} / \overline{\mathrm{WRL}}$ | high |
| $\mathrm{ALE} / \overline{\mathrm{ADV}}$ | high |
| $\overline{\mathrm{BHE}} / \overline{\mathrm{WRH}}$ | high |
| INST | low |
| HSO Lines | XXOOOOB |

Figure 43. Bus Control Pins Reset Status
It is important to note that the Stack Pointer and Interrupt Pending Register are undefined, and need to be initialized in software. The Interrupts are disabled by both the mask register and PSW. 9 after a reset.

### 13.3 Reset Sync Mode

The $\overline{\operatorname{RESET}}$ line can be used to start the 8X9X at an exact state time to provide for synchronization of test equipment and multiple chip systems. RESET is active low. To synchronize devices, $\overline{\text { RESET }}$ is brought high on the rising edge of XTAL1. Complete details on synchronizing devices can be found in Section 1.5 of the Hardware Design chapter.

It is very possible that devices which start in sync may not stay that way. The best example of this would be when a "jump on I/O bit" is being used to hold the processor in a loop. If the line changes during the time it is being tested, one processor may see it as a one, while the other sees it as a zero. The result is that one processor will do an extra loop, thus putting it several states out of sync with the other.


Figure 44. TRLPV

8X9X Hardware Design 2 Information

## 8X9X HARDWARE DESIGN INFORMATION

## 8X9X HARDWARE DESIGN INFORMATION

CONTENTS PAGE
OVERVIEW ..... 2-3
1.0 REQUIRED HARDWARE CONNECTIONS ..... 2-3
1.1 Power Supply Information ..... 2-3
1.2 Other Needed Connections ..... 2-3
1.3 Oscillator Information ..... 2-3
1.4 Reset Information ..... $2-5$
1.5 Sync Mode ..... 2-8
1.6 Disabling the Watchdog Timer ..... 2-8
1.7 Power Down Circuitry ..... 2-9
2.0 DRIVE AND INTERFACE LEVELS ..... 2-9
2.1 Quasi-Bidirectional Ports ..... 2-9
2.2 Quasi-Bidirectional Hardware Connections ..... 2-9
2.3 Input Only Ports ..... 2-11
2.4 Open Drain Ports ..... 2-11
2.5 HSO Pins, Control Outputs and Bus Pins ..... $2-12$
3.0 ANALOG INPUTS ..... 2-12
3.1 A/D Overview ..... 2-13
3.2 A/D Interface Suggestions ..... 2-13
3.3 Analog References ..... 2-14
3.4 The A/D Transfer Function ..... 2-14
3.5 A/D Glossary of Terms ..... 2-19
4.0 ANALOG OUTPUTS ..... 2-20
5.0 I/O TIMINGS ..... 2-21
5.1 HSO Outputs ..... 2-21
5.2 HSI Input Sampling ..... 2-21
5.3 Standard I/O Port Pins ..... 2-22
6.0 SERIAL PORT TIMINGS ..... 2-22
6.1 Mode 0 ..... 2-22
6.2 Mode 1 Timings ..... 2-22
6.3 Mode 2 and 3 Timings ..... 2-23
7.0 BUS TIMING AND MEMORY INTERFACE ..... 2-23
7.1 Bus Functionality ..... 2-23
7.2 Timing Specifications ..... 2-24
7.3 READY Line Usage ..... 2-24
7.4 INST Line Usage ..... 2-27
CONTENTS PAGE
7.5 BUSWIDTH Pin Usage ..... 2-27
7.6 Address Decoding ..... 2-27
7.7 I/O Port Reconstruction ..... 2-30
8.0 NOISE PROTECTION TIPS ..... 2-30
9.0 PACKAGING ..... 2-30
10.0 USING THE EPROM ..... 2-32
10.1 Power-Up and Power-Down ..... 2-32
10.2 Reserved Locations ..... 2-33
10.3 Auto Configuration Byte Programming Mode ..... 2-35
10.4 Auto Programming Mode ..... 2-36
10.4.1 Auto Programming Mode and the CCB/PCCB ..... 2-36
10.4.2 Gang Programming with the Auto Programming Mode ..... 2-36
10.5 Slave Programming Mode ..... 2-38
10.5.1 Slave Programming Commands ..... 2-38
10.5.2 Gang Programming with the Slave Programming Mode ..... 2-39
10.5.3 Slave Programming Mode and the CCB/PCCB ..... 2-39
10.6 Run-Time Programming ..... 2-39
10.6.1 Run-Time Programming and the CCB/PCCB ..... 2-40
10.7 ROM/EPROM Program Lock ..... 2-41
10.7.1 Lock Features ..... 2-41
10.7.2 ROM Dump Mode ..... 2-42
10.8 Modified Quick-Pulse Programming ${ }^{\text {TM }}$ Algorithm ..... 2-42
10.9 Signature Word ..... 2-42
10.10 Erasing the EPROM ..... 2-42
11.0 QUICK REFERENCE ..... 2-42
11.1 Pin Description ..... 2-42
11.2 Pin List ..... 2-45
11.3 Packaging ..... 2-46
11.4 Package Diagrams ..... 2-47
11.5 Memory Map ..... 2-49
11.6 Instruction Summary ..... $2-50$
11.7 Opcode and State Time Listing ..... 2-52
11.8 SFR Summary ..... 2-55

## 8X9X HARDWARE DESIGN INFORMATION

## OVERVIEW

This chapter of the manual is devoted to the hardware engineer. All of the information you need to connect the correct pin to the correct external circuit is provided. Many of the special function pins have different characteristics which are under software control. Therefore, it is necessary to define the system completely before the hardware is wired-up.

Frequently within this chapter a specification for a current, voltage, or time period is referred to; the values provided are to be used as an approximation only. The exact specification can be found in the latest data sheet for the particular device and temperature range that is being used.

This chapter is written about $8 \mathrm{X} 9 \mathrm{XBH}, 8 \mathrm{X} 9 \mathrm{XJF}$, and 8 X 98 devices. These devices are generically referred to as the 8 X 9 X . All information in this chapter refers to the 8 X 9 XBH , the 8 X 9 XJF , and the 8 X 98 unless otherwise noted.

### 1.0 REQUIRED HARDWARE CONNECTIONS

Although the 8 X 9 X is a single-chip microcontroller, it still requires several external connections to make it work. Power must be applied, a clock source provided, and some form of reset circuitry must be present. We will look at each of these areas of circuitry separately. Figure 6 shows the connections that are needed for a single-chip system.

### 1.1 Power Supply Information

Power for the 8 X 9 X flows through six pins. They are: three positive voltage pins- $\mathrm{V}_{\mathrm{CC}}$ (digital), $\mathrm{V}_{\mathrm{REF}}$ (Port 0 digital I/O and A/D power), VPD (power down mode), and three common returns-two $V_{S S}$ pins and one ANGND pin. All six of these pins must be connected on the $8 \mathrm{X9X}$ for normal operation. The $\mathrm{V}_{\mathrm{CC}}$ pin, $\mathrm{V}_{\text {REF }}$ pin and $\mathrm{V}_{\mathrm{PD}}$ pin should be tied to 5 volts. The two $V_{\text {SS }}$ pins and the ANGND pin must be grounded. When the analog to digital converter is being used it may be desirable to connect the VREF pin to a separate power supply, or at least a separate power supply line.

The three common return pins should be connected at the chip with as short a lead as possible to avoid prob-
lems due to voltage drops across the wiring. There should be no measurable voltage difference between $\mathrm{V}_{\mathrm{SS} 1}$ and $\mathrm{V}_{\mathrm{SS} 2}$. The two $\mathrm{V}_{\mathrm{SS}}$ pins and the ANGND pin must all be nominally at 0 volts. The maximum current drain of the 8 X 9 X is around 180 mA , with all lines unloaded.

When the analog converter is being used, clean, stable power must be provided to the analog section of the chip to assure highest accuracy. To achieve this, it may be desirable to separate the analog power supply from the digital power supply. The $\mathrm{V}_{\text {REF }}$ pin supplies the digital circuitry in the $\mathbf{A} / \mathbf{D}$ converter and provides the 5 volt reference to the analog portion of the converter. $\mathrm{V}_{\text {REF }}$ and ANGND must be connected even if the A/D converter is not used. More information on the analog power supply is in Section 3.1.

### 1.2 Other Needed Connections

Several other connections are needed to configure the $8 \mathrm{X9X}$. In normal operation the following pins should be connected to the indicated power supply.

| Pin |  |
| :--- | :--- |
| $N M I$ | $V_{C C}$ |
| $\overline{E A}$ | $V_{C C}$ (to allow internal execution) |
| $V_{S S}$ (to force external execution) |  |

Although the EA pin has an internal pulldown, it is best to tie this pin to the desired level. This will prevent induced noise from disturbing the system. Raising EA to +12.75 volts will place an 8 X 9 X in a special operating mode designed for programming and program memory verification (see Section 10).

### 1.3 Oscillator Information

The 8 X 9 X requires a clock source to operate. This clock is provided to the chip through the XTAL1 input. The frequency of operation is from 6 MHz to 12 MHz .

The on-chip circuitry for the 8 X 9 X oscillator is a single stage linear inverter as shown in Figure 1. It is intended for use as a crystal-controlled, positive reactance oscillator with external connections as shown in Figure 2. In this application, the crystal is being operated in its fundamental response mode as an inductive reac-
tance in parallel resonance with shunt capacitance external to the crystal.

The crystal specifications and capacitance values (Cl and C2 in Figure 2) are not critical. Thirty picofarads can be used in these positions at any frequency with good quality crystals. For $0.5 \%$ frequency accuracy, the crystal frequency can be specified at series resonance or for parallel resonance with any load capacitance. (In other words, for that degree of frequency accuracy, the load capacitance simply doesn't matter.) For $0.05 \%$ frequency accuracy the crystal frequency


Figure 1. 8X9X Oscillator Circuit


Figure 2. Crystal Oscillator Circuit
should be specified for parallel resonance with 25 pF load capacitance, if C 1 and C 2 are 30 pF .

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the $V_{\text {IL }}$ and $\mathrm{V}_{\text {IH }}$ specifications the capacitance will not exceed 20 pF .

A more in-depth discussion of crystal specifications and the selection of values for C 1 and C 2 can be found in the Intel Application Note, AP-155, "Oscillators for Microcontrollers."

To drive the 8 X 9 X with an external clock source, apply the external clock signal to XTALI and let XTAL2 float. An example of this circuit is shown in Figure 3. The required voltage levels on XTAL1 are specified in the data sheet. The signal on XTAL1 must be clean with good solid levels.

It is important that the minimum high and low times are met to avoid having the XTAL1 pin in the transition range for long periods of time. The longer the signal is in the transition region, the higher the probability that an external noise glitch could be seen by the clock generator circuitry. Noise glitches on the 8 X 9 X internal clock lines will cause unreliable operation.

The clock generator provides a 3 phase clock output from the XTAL1 pin input. Figure 4 shows the waveforms of the major internal timing signals.


Figure 3. External Clock Drive


Figure 4. Internal Timings

### 1.4 Reset Information

In order for the 8 X 9 X to function properly it must be reset. This is done by holding the RESET pin low for at least 10 XTAL 1 cycles after the power supply is within tolerance and the oscillator has stabilized.

After the RESET pin is brought high, a ten state reset sequence is executed. During this time, the Chip Configuration Byte (CCB) is read from location 2018H and written to the 8 X 9 X Chip Configuration Register (CCR). If the voltage on the EA pin selects the internal/external execution mode the CCB is read from in-
ternal ROM/EPROM. If the voltage on the $\overline{E A}$ pin selects the external execution only mode the CCB is read from external memory. See Figure 5, and 5A.

There are several ways to provide a good reset to an 8X9X, the simplest being just to connect a capacitor from the reset pin to ground. The capacitor should be on the order of 2 microfarads for every millisecond of reset time required. This method will only work if the rise time of $\mathrm{V}_{\mathrm{CC}}$ is fast and the total reset time is less than around 50 milliseconds. It also may not work if the RESET pin is to be used to reset other devices on the board. An 8X9X with the minimum required connections is shown in Figure 6.


Figure 5. Reset Sequence


Figure 5A. TRLPV


Figure 6. Minimum Hardware Connections

The 8X9X $\overline{\text { RESET }}$ pin can be used to allow other chips on the board to make use of the Watchdog Timer or the RST instruction. When this is done the reset hardware should be a one-shot with an open collector output. The reset pulse going to the other devices may have to be buffered and lengthened with a one-shot, since the RESET low duration is only one state. If this is done, it is possible that the 8 X 9 X will be reset and start running before the other devices on the board are out of reset. The software must account for this possible problem.

A capacitor directly connected to RESET cannot be used to reset the device if the pin is to be used as an output. If a large capacitor is used, the pin will pulldown more slowly than normal. It will continue to pulldown until the 8 X 9 X is reset. It could fall so slowly that it never goes below the internal switch point of the reset signal ( 1 to 1.5 volts), a voltage which may be above the guaranteed switch point of external circuitry connected to the pin. A circuit example is shown in Figure 7.


270246-8
NOTE:
-

1. The diode will provide a faster cycle time repetitive power-on-resets.

Figure 7. Multiple Chip Reset Circuit

### 1.5 Sync Mode

If RESET is brought high at the same time as or just after the rising edge of XTAL1, the device will start executing the 10 state time RST instruction exactly $6^{1 / 2}$ XTALI cycles later. This feature can be used to synchronize several MCS-96 devices. A diagram of a typical connection is shown in Figure 8. It should be noted that devices that start in sync may not stay that way, due to propagation delays which may cause the synchronized devices to receive signals at slightly different times.

### 1.6 Disabling the Watchdog Timer

The Watchdog Timer will pull the RESET pin low when it overflows. See Figure 9. If the pin is being externally held above the low going threshold, the pulldown transistor will remain on indefinitely. This means that once the watchdog overflows, the device must be reset or RESET must be held high indefinitely. Just
resetting the Watchdog Timer in software will not clear the flip-flop which keeps the RESET pulldown on.

The pulldown is capable of sinking on the order of 30 milliamps if it is held at 2.0 volts. This amount of current may cause some long term reliability problems due to localized chip heating. For this reason, devices that will be used in production should never have had the Watchdog Timer over-ridden for more than a second or two.

Whenever the reset pin is being pulled high while the pulldown is on, it should be through a resistor that will limit the voltage on RESET to 2.5 volts and the current through the pin to 40 milliamps.

If it is necessary to disable the Watchdog Timer for more than a brief test the software solution of never initiating the timer should be used. See Section 14 in the Architecture Chapter.


Figure 8. Reset Sync Mode


270246-10
Figure 9. Reset Logic

### 1.7 Power Down Circuitry

Battery backup can be provided on the 8X9X with a 1 mA current drain at 5 volts. This mode will hold locations OFOH through OFFH valid as long as the power to the $V_{\text {PD }}$ pin remains on. The required timings to put the device into power-down and an overview of this mode are given in Section 2.3 in the 8X9X Architecture Chapter.

A 'key' can be written into power-down RAM while the device is running. This key can be checked on reset to determine if it is a start-up from power-down or a complete cold start. In this way the validity of the pow-er-down RAM can be verified. The length of this key determines the probability that this procedure will work, however, there is always a statistical chance that the RAM will power up with a replica of the key.

Under most circumstances, the power-fail indicator which is used to initiate a power-down condition must come from the unfiltered, unregulated section of the power supply. The power supply must have sufficient storage capacity to operate the 8X9X until it has completed its reset operation.

### 2.0 DRIVE AND INTERFACE LEVELS

There are five types of I/O lines on the 8 X 9 X . Of these, two are inputs and three are outputs. All of the pins of the same type have the same current/voltage characteristics. Some of the control input pins, such as XTAL1 and RESET, may have slightly different characteristics. These pins are discussed in Section 1.

While discussing the characteristics of the I/O pins some approximate current or voltage specifications will be given. The exact specifications are available in the lastest version of the data sheet that corresponds to the device being used.

### 2.1 Quasi-Bidirectional Ports

The Quasi-Bidirectional pins of Port 1, Port 2.6, and Port 2.7 have both input and output port configurations. They have three distinct states; low impedance current sink (Q2), low impedance current source (Q1), and high impedance current source (Q3). As a low impedance current sink, the pin has specification of sinking up to around 0.5 mA , while staying below 0.45 volts. The pin is placed in this condition by writing a ' 0 ' to the SFR (Special Function Register) controlling the pin.

Examine Figure 10. When the SFR contains a ' 0 ' and a ' 1 ' is written to it, Q1 (a low impedance MOSFET pull$u p$ ) is turned on for one state, then it is turned off and
the depletion pullup holds the line at a logical ' 1 ' state. The low-impedance pullup is used to shorten the rise time of the pin, and has current source capability on the order of 100 times that of the depletion pullup.

While the depletion mode pullup is the only device on, the pin may be used as an input with a leakage of around 100 microamps from 0.45 volts to $\mathrm{V}_{\mathrm{CC}}$. It is ideal for use with TTL or CMOS chips and may even be used directly with switches. However if the switch option is used, certain precautions should be taken. It is important to note that any time the pin is read, the value returned will be the value on the pin, not the value placed in the control register. This could cause logical operations made directly on these pins to indavertently write a 0 to pins being used as inputs. In order to perform logical operations on a port where a quasibidirectional pin is an input, it is necessary to guarantee that the bit associated with the input pin is always a one when writing to the port.

### 2.2 Quasi-Bidirectional Hardware Connections

When using the quasi-bidirectional ports as inputs tied to switches, series resistors may be needed if the ports will be written to internally after the device is initialized. The amount of current sourced to ground from each pin is tyically 20 mA or more. Therefore, if all 8 pins are tied to ground, 160 mA will be sourced. This is equivalent to instantaneously doubling the power used by the chip and may cause noise in some applications.

This potential problem can be solved in hardware or software. In software, never write a zero to a pin being used as an input.

In hardware, a 1 K resistor in series with each pin will limit current to a reasonable value without impeding the ability to override the high impedance pullup. If all 8 pins are tied together a $120 \Omega$ resistor would be reasonable. The problem is not quite as severe when the inputs are tied to electronic devices instead of switches, as most external puildowns will not hold 20 mA to 0.0 volts.

Writing to a Quasi-Bidirectional Port with electronic devices attached to the pins requires special attention. Consider using P1.0 as an input and trying to toggle P1.1 as an output:

```
ORB IOPORT1, #00000001B ; Set Pl.0
    ; for input
XORB IOPORTl, #00000010B ; Complement
    ; P1.1
```



Figure 10. Quasi-Bidirectional Port

The first instruction will work as expected but two problems can occur when the second instruction executes. The first is that even though P1.1 is being driven high by the 8 X 9 X it is possible that it is being held low externally. This typically happens when the port pin is used to drive the base of an NPN transistor which in turn drives whatever there is in the outside world which needs to be toggled. The base of the transistor will clamp the port pin to the transistor's Vbe above ground, typically 0.7 V . The 8 X 9 X will input this value as a zero even if a one has been written to the port pin. When this happens the XORB instruction will always write a one to the port pin's SFR and the pin will not toggle.

The second problem, which is related to the first, is that if P1.0 happens to be driven to a zero when Port 1 is read by the XORB instruction, then the XORB will write a zero to P1.0 and it will no longer be useable as an input.

The first situation can best be solved by the external driver design. A series resistor between the port pin and the base of the transistor often works by bringing up the voltage present on the port pin. The second case can be taken care of in the software fairly easily:
LDB $A L, ~ I O P O R T I ~$
XORB AL, \#O1OB
ORB AL, \#OOIB
STB AL, IOPORTI

A software solution to both cases is to keep a byte in RAM as an image of the data to be output to the port; any time the software wants to modify the data on the port it can then modify the image byte and copy it to the port.

If a switch is used on a long line connected to a quasibidirectional pin, a pullup resistor is recommended to reduce the possibility of noise glitches and to decrease
the rise time of the line. On extremely long lines that are handling slow signals, a capacitor may be helpful in addition to the resistor to reduce noise.

### 2.3 Input Only Ports

The high impedance input pins on the 8 X 9 X have an input leakage of a few microamps and are predominantly capacitive loads on the order of 10 pF .

Port 0 pins are special in that they may individually be used as digital inputs, or as analog inputs. A Port 0 pin being used as a digital input acts as the high impedance input ports just described. However, Port 0 pins being used as analog inputs are required to provide current to the internal sample capacitor when a conversion begins. This means that the input characteristics of a pin will change if a conversion is being done on that pin. See Section 3. In either case, if Port 0 is to be used as analog or digital I/O, it will be necessary to provide power to this port through the $\mathrm{V}_{\text {REF }}$ pin.

### 2.4 Open Drain Ports

Ports 3 and 4 on the 8 X 9 X are open drain ports. There is no pullup when these pins are used as I/O ports. These pins have different characteristics when used as bus pins as described in the next section. A diagram of the output buffers connected to Ports 3 and 4 and the bus pins is shown in Figure 11.

When Ports 3 and 4 are to be used as inputs, or as bus pins, they must first be written with a ' 1 '. This will put the ports in a high impedance mode. When they are used as outputs, a pullup resistor must be used externally. The sink capability of these pins is on the order of 0.8 milliamps so the total pullup current to the pin must be less than this. A 15 K pullup resistor will source a maximum of 0.33 milliamps, so it would be a reasonable value to choose if no other circuits with pullups were connected to the pin.


NOTE:
These graphs show typical pin capabilities, they are not guaranteed specifications.
Figure 11. Bus and Port 3 and 4 Pins

### 2.5 HSO Pins, Control Outputs and Bus Pins

The control outputs and HSO pins have output buffers with the same output characteristics as those of the bus pins. Included in the category of control outputs are: TXD, RXD (in Mode 0), PWM, CLKOUT, ALE, $\overline{B H E}, \overline{R D}$, and WR. The bus pins have 3 states: output high, output low, and high impedance input. As a high output, the pins are specified to source around $200 \mu \mathrm{~A}$ to 2.4 volts, but the pins can source on the order of ten times that value in order to provide the fast rise times. When used as a low output, the pins can sink around 2 mA at 0.45 volts, and considerably more as the voltage increases. When in the high impedance state, the pin acts as a capacitive load with a few microamps of leakage. Figure 11 shows the internal configuration of a bus pin.
generated with either the chip's PWM output or HSO unit. This section describes the analog input suggestions. See Section 4 for analog output.

The 8X9X's Integrated A/D converter includes an eight channel analog multiplexer, sample-and-hold circuit and 10-bit analog to digital converter (Figure 12). The 8 X 9 X can therefore select one of eight analog inputs to convert, sample-and-hold the input voltage and convert the voltage into a digital value. Each conversion takes 22 microseconds, including the time required for the sample-hold (with XTAL1 $=12 \mathrm{MHz}$ ). The method of conversion is successive approximation.

Section 3.5 contains the definitions of numerous terms used in connection with the A/D converter.

### 3.0 ANALOG INPUTS

The on-chip A/D converter of the 8X9X can be used to digitize analog inputs while analog outputs can be

Figure 12. A/D Converter Block Diagram

### 3.1 A/D Overview

The conversion process is initiated by the execution of HSO command OFH, or by writing a one to the GO Bit in the A/D Control Register. Either activity causes a start conversion signal to be sent to the A/D converter control logic. If an HSO command was used, the conversion process will begin when Timer 1 increments. This aids applications attempting to approach spectrally pure sampling, since successive samples spaced by equal Timer 1 delays will occur with a variance of about $\pm 50 \mathrm{~ns}$ (assuming a stable clock on XTAL1). However, conversions initiated by writing a one to the ADCON register GO Bit will start within three state times after the instruction has completed execution resulting in a variance of about $0.75 \mu \mathrm{~s}$ (XTAL1 $=$ 12 MHz ).

Once the A/D unit receives a start conversion signal, there is a one state time delay before sampling (sample delay) while the successive approximation register is reset and the proper multiplexer channel is selected. After the sample delay, the multiplexer output is connected to the sample capacitor and remains connected for four state times (sample time). After this four state time "sample window" closes, the input to the sample capacitor is disconnected from the multiplexer so that changes on the input pin will not alter the stored charge while the conversion is in progress. The comparator is then auto-zeroed and the conversion begins. The sample delay and sample time uncertainties are each approximately $\pm 50 \mathrm{~ns}$, independent of clock speed.

To perform the actual analog-to-digital conversion the 8 X 9 X implements a successive approximation algorithm. The converter hardware consists of a 256 -resistor ladder, a comparator, coupling capacitors and a 10-bit successive approximation register (SAR) with logic that guides the process. The resistor ladder provides 20 mV steps ( $\mathrm{V}_{\text {REF }}=5.12 \mathrm{~V}$ ), while capacitive coupling is used to create 5 mV steps within the 20 mV ladder voltages. Therefore, 1024 internal reference voltages are available for comparison against the analog input to generate a 10 -bit conversion result.

A successive approximation conversion is performed by comparing a sequence of reference voltages, to the analog input, in a binary search for the reference voltage that most closely matches the input. The $1 / 2$ full scale reference voltage is the first tested. This corresponds to a 10 -bit result where the most significant bit is zero, and all other bits are ones ( 0111.1111 .11 b ). If the ana$\log$ input was less than the test voltage, bit 10 of the SAR is left a zero, and a new test voltage of $1 / 4$ full scale ( 0011.1111 .11 b ) is tried. If this test voltage was lower than the analog input, bit 9 of the SAR is set and bit 8 is cleared for the next test ( 0101.1111 .11 b ). This binary search continues until 10 tests have occurred, at which time the valid 10 -bit conversion result resides in the SAR where it can be read by software.

The total number of state times required is 88 for a 10 -bit conversion. Attempting to short-cycle the 10 -bit conversion process by reading $A / D$ results before the done bit is set is not recommended.

### 3.2 A/D Interface Suggestions

The external interface circuitry to an analog input is highly dependent upon the application, and can impact converter characteristics. In the external circuit's design, important factors such as input pin leakage, sample capacitor size and multiplexer series resistance from the input pin to the sample capacitor must be considered.

For the 8X9X, these factors are idealized in Figure 13. The external input circuit must be able to charge a sample capacitor ( $\mathrm{C}_{\mathrm{S}}$ ) through a series resistance ( $\mathrm{R}_{\mathrm{I}}$ ) to an accurate voltage given a D.C. leakage ( $I_{L}$ ). On the $8 \mathrm{X} 9 \mathrm{X}, \mathrm{C}_{\mathrm{S}}$ is around $2 \mathrm{pF}, \mathrm{R}_{\mathrm{I}}$ is around $5 \mathrm{~K} \Omega$ and $\mathrm{I}_{\mathrm{L}}$ is specified as $3 \mu \mathrm{~A}$ maximum. In determining the necessary source impedance $\mathrm{R}_{\mathrm{S}}$, the value of $\mathrm{V}_{\text {BIAS }}$ is not important.


Figure 13. Idealized A/D Sampling Circuitry
External circuits with source impedances of $1 \mathrm{~K} \Omega$ or less will be able to maintain an input voltage within a tolerance of about $\pm 0.61 \mathrm{LSB}$ ( $1.0 \mathrm{~K} \Omega \times 3.0 \mu \mathrm{~A}$ $=3.0 \mathrm{mV}$ ) given the D.C. leakage. Source impedances above $2 \mathrm{~K} \Omega$ can result in an external error of at least one LSB due to the voltage drop caused by the $1 \mu \mathrm{~A}$ leakage. In addition, source impedances above $25 \mathrm{~K} \Omega$ may degrade converter accuracy as a result of the internal sample capacitor not being fully charged during the $1 \mu \mathrm{~s}$ ( 12 MHz clock) sample window.

If large source impedances degrade converter accuracy because the sample capacitor is not charged during the sample time, an external capacitor connected to the pin will compensate for this degradation. Since the sample capacitor is 2 pF , a $0.005 \mu \mathrm{~F}$ capacitor will charge the sample capacitor to an accurate input voltage of $\pm 0.5$ LSB ( $2048 \times 2 \mathrm{pF}$ ). An external capacitor does not compensate for the voltage drop across the source resistance, but charges the sample capacitor fully during the sample time.

Placing an external capacitor on each analog input will also reduce the sensitivity to noise, as the capacitor combines with series resistance in the external circuit to form a low-pass filter. In practice, one should include a small series resistance prior to the external capacitor on the analog input pin and choose the largest capacitor value practical, given the frequency of the signal being converted. This provides a low-pass filter on the input, while the resistor will also limit input current during over-voltage conditions.

Figure 14 shows a simple analog interface circuit based upon the discussion above. The circuit in the figure also provides limited protection against over-voltage conditions on the analog input. Should the input voltage inappropriately drop significantly below ground, diode D 2 will forward bias at about 0.8 VDC . Since the specification of the pin has an absolute maximum low voltage of -0.3 V , this will leave about 0.5 V across the $270 \Omega$ transistor, or about 2 mA of current. This should limit the current to a safe amount. However, before any circuit is used in an actual application, it should be thoroughly analyzed for applicability to the specific problem at hand.


Figure 14. Suggested A/D Input Circuit

### 3.3 Analog References

Reference supply levels strongly influence the absolute accuracy of the conversion. For this reason, it is recommended that the ANGND pin be tied to the two $\mathrm{V}_{\mathrm{SS}}$ pins as close to the chip as possible with minimum trace length. Bypass capacitors should also be used between $V_{\text {REF }}$ and ANGND. ANGND should be within about a tenth of a volt $V_{S S}$. $V_{\text {REF }}$ should be well regulated and used only for the A/D converter. The V REF supply can be between 4.5 V and 5.5 V and needs to be able to source around 5 mA . Figure 6 shows all of these connections.

Note that if only ratiometric information is desired, $\mathrm{V}_{\text {REF }}$ can be connected to V . In addition, $\mathrm{V}_{\text {REF }}$ and ANGND must be connected even if the $\mathrm{A} / \mathrm{D}$ converter is not being used. Remember that Port 0 receives its power from the $\mathrm{V}_{\text {REF }}$ and ANGND pins even when it is used as digital I/O.

### 3.4 The A/D Transfer Function

The conversion result is a 10 -bit ratiometric representation of the input voltage, so the numerical value obtained from the conversion will be:

$$
\text { INT }\left[1023 \times\left(V_{\mathbb{N}}-A N G N D\right) /\left(V_{\text {REF }}-\text { ANGND }\right)\right] .
$$

This produces a stair-stepped transfer function when the output code is plotted versus input voltage (see Figure 15). The resulting digital codes can be taken as simple ratiometric information, or they can be used to provide information about absolute voltages or relative voltage changes on the inputs. The more demanding the application is on the A/D converter, the more important it is to fully understand the converter's operation. For simple applications, knowing the absolute error of the converter is sufficient. However, closing a servo-loop with analog inputs necessitates a detailed understanding of an $\mathrm{A} / \mathrm{D}$ converter's operation and errors.

The errors inherent in an analog-to-digital conversion process are many: quantizing error; zero offset; fullscale error; differential non-linearity; and non-linearity. These are "transfer function" errors related to the A/D converter. In addition, converter temperature drift, $\mathrm{V}_{\mathrm{CC}}$ rejection, sample-hold feedthrough, multiplexer off-isolation, channel-to-channel matching and random noise should be considered. Fortunately, one "Absolute Error" specification is available which describes the sum total of all deviations between the actual conversion process and an ideal converter. However, the various sub-components of error are important in many applications. These error components are described in Section 3.5 and in the text below where ideal and actual converters are compared.

An unavoidable error simply results from the conversion of a continuous voltage to an integer digital representation. This error is called quantizing error, and is always $\pm 0.5$ LSB. Quantizing error is the only error seen in a perfect A/D converter, and is obviously present in actual converters. Figure 15 shows the transfer function for an ideal 3-bit $A / D$ converter (i.e. the Ideal Characteristic).

Note that in Figure 15 the Ideal Characteristic possesses unique qualities: it's first code transition occurs when the input voltage is 0.5 LSB; it's full-scale code transition occurs when the input voltage equals the fullscale reference minus 1.5 LSB; and it's code widths are all exactly one LSB. These qualities result in a digitization without offset, full-scale or linearity errors. In other words, a perfect conversion.

Figure 16 shows an Actual Characteristic of a hypothetical 3-bit converter, which is not perfect. When the Ideal Characteristic is overlaid with the imperfect characteristic, the actual converter is seen to exhibit errors in the location of the first and final code transitions and code widths. The deviation of the first code transition from ideal is called "zero offset", and the deviation of the final code transition from ideal is "full-scale error". The deviation of the code widths from ideal causes two types of errors. Differential Non-Linearity and NonLinearity. Differential Non-Linearity is a local linearity error measurement, whereas Non-Linearity is an overall linearity error measure.

Differential Non-Linearity is the degree to which actual code widths differ from the ideal one LSB width. Differential Non-Linearity gives the user a measure of how much the input voltage may have changed in order to produce a one count change in the conversion result. Non-Linearity is the worst case deviation of code transitions from the corresponding code transitions of the Ideal Characteristic. Non-Linearity describes how much Differential Non-Linearities could add up to produce an overall maximum departure from a linear characteristic. If the Differential Non-Linearity errors are too large, it is possible for an A/D converter to miss codes or exhibit non-monotonicity. Neither behavior is desireable in a closed-loop system. A converter has no missed codes if there exists for each output code a unique input voltage range that produces that code
only. A converter is monotonic if every subsequent code change represents an input voltage change in the same direction.

Differential Non-Linearity and Non-Linearity are quantified by measuring the Terminal Based Linearity Errors. A Terminal Based Characteristic results when an Actual Characteristic is shifted and rotated to eliminate zero offset and full-scale error (see Figure 17). The Terminal Based Characteristic is similar to the Actual Characteristic that would be seen if zero offset and fullscale error were externally trimmed away. In practice, this is done by using input circuits which include gain and offset trimming. In addition, V REF on the 8X9X could also be closely regulated and trimmed within the specified range to affect full-scale error.

Other factors that affect a real A/D Converter system include sensitivity to temperature, failure to completely reject all unwanted signals, multiplexer channel dissimilarities and random noise. Fortunately these effects are small.

Temperature sensitivities are described by the rate at which typical specifications change with a change in temperature.

Undesired signals come from three main sources. First, noise on $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{CC}}$ Rejection. Second, input signal changes on the channel being converted after the sample window has closed-Feedthrough. Third, signals applied to channels not selected by the multiplexer-Off-Isolation.

Finally, multiplexer on-channel resistances differ slightly from one channel to the next causing Channel-toChannel Matching errors, and random noise in general results in Repeatability errors.


Figure 15. Ideal A/D Characteristic


Figure 16. Actual and Ideal Characteristics


Figure 17. Terminal Based Characteristic

### 3.5 A/D Glossary of Terms

Figures 15,16 and 17 display many of these terms.
ABSOLUTE ERROR-The maximum difference between corresponding actual and ideal code transitions. Absolute Error accounts for all deviations of an actual converter from an ideal converter.

ACTUAL CHARACTERISTIC-The characteristic of an actual converter. The characteristic of a given converter may vary over temperature, supply voltage, and frequency conditions. An Actual Characteristic rarely has ideal first and last transition locations or ideal code widths. It may even vary over multiple conversion under the same conditions.

BREAK-BEFORE-MAKE-The property of a multiplexer which guarantees that a previously selected channel will be deselected before a new channel is selected. (e.g. the converter will not short inputs together.)

CHANNEL-TO-CHANNEL MATCHING-The difference between corresponding code transitions of actual characteristics taken from different channels under the same temperature, voltage and frequency conditions.

CHARACTERISTIC-A graph of input voltage versus the resultant output code for an $A / D$ converter. It describes the transfer function of the $\mathrm{A} / \mathrm{D}$ converter.

CODE-The digital value output by the converter.
CODE CENTER-The voltage corresponding to the midpoint between two adjacent code transitions.

CODE TRANSITION-The point at which the converter changes from an output code of Q , to a code of $\mathrm{Q}+1$. The input voltage corresponding to a code transition is defined to be that voltage which is equally likely to produce either of two adjacent codes.

CODE WIDTH-The voltage corresponding to the difference between two adjacent code transitions.

CROSSTALK-See "Off-Isolation".
D.C. INPUT LEAKAGE-Leakage current to ground from an analog input pin.

DIFFERENTIAL NON-LINEARITY-The difference between the ideal and actual code widths of the terminal based characteristic of a converter.

FEEDTHROUGH-Attenuation of a voltage applied on the selected channel of the $\mathrm{A} / \mathrm{D}$ converter after the sample window closes.

FULL SCALE ERROR-The difference between the expected and actual input voltage corresponding to the full scale code transition.

IDEAL CHARACTERISTIC-A characteristic with its first code transition at $\mathrm{V}_{\text {IN }}=0.5$ LSB, its last code transition at $\mathrm{V}_{\mathrm{IN}}=\left(\mathrm{V}_{\mathrm{REF}}-1.5 \mathrm{LSB}\right)$ and all code widths equal to one LSB.

INPUT RESISTANCE-The effective series resistance from the analog input pin to the sample capacitor.

LSB-LEAST SIGNIFICANT BIT: The voltage value corresponding to the full scale voltage divided by 2 n, where $n$ is the number of bits of resolution of the converter. For a 10 -bit converter with a reference voltage of 5.12 volts, one LSB is 5.0 mV . Note that this is different than digital LSBs, since an uncertainty of two LSB, when referring to an A/D converter, equals 10 mV . (This has been confused with an uncertainty of two digital bits, which would mean four counts, or 20 mV .)

MONOTONIC-The property of successive approximation converters which guarantees that increasing input voltages produce adjacent codes of increasing value, and that decreasing input voltages produce adjacent codes of decreasing value.

NO MISSED CODES-For each and every output code, there exists a unique input voltage range which produces that code only.

NON-LINEARITY-The maximum deviation of code transitions of the terminal based characteristic from the corresponding code transitions of the ideal characteristics.

OFF-ISOLATION-Attenuation of a voltage applied on a deselected channel of the A/D converter. (Also referred to as Crosstalk.)

REPEATABILITY-The difference between corresponding code transitions from different actual characteristics taken from the same converter on the same channel at the same temperature, voltage and frequency conditions.

RESOLUTION-The number of input voltage levels that the converter can unambiguously distinguish between. Also defines the number of useful bits of information which the converter can return.

SAMPLE DELAY-The delay from receiving the start conversion signal to when the sample window opens.

SAMPLE DELAY UNCERTAINTY-The variation in the Sample Delay.

SAMPLE TIME-The time that the sample window is open.

SAMPLE TIME UNCERTAINTY-The variation in the sample time.

SAMPLE WINDOW-Begins when the sample capacitor is attached to a selected channel and ends when the sample capacitor is disconnected from the selected channel.

SUCCESSIVE APPROXIMATION-An A/D conversion method which uses a binary search to arrive at the best digital representation of an analog input.

TEMPERATURE COEFFICIENTS-Change in the stated variable per degree centigrade temperature change. Temperature coefficients are added to the typical values of a specification to see the effect of temperature drift.

TERMINAL BASED CHARACTERISTIC-An Actual Characteristic which as been rotated and translated to remove zero offset and full-scale error.

VCC REJECTION-Attenuation of noise on the $\mathrm{V}_{\mathrm{CC}}$ line to the $A / D$ converter.

ZERO OFFSET-The difference between the expected and actual input voltage corresponding to the first code transition.

### 4.0 ANALOG OUTPUTS

Analog outputs can be generated by two methods, either by using the PWM output or the HSO. Either device will generate a rectangular pulse train that varies in duty cycle and (for the HSO only) period. If a smooth analog signal is desired as an output, the rectangular waveform must be filtered.

In most cases this filtering is best done after the signal is buffered to make it swing from 0 to 5 volts since both of the outputs are guaranteed only to TTL levels. A block diagram of the type of circuit needed is shown in Figure 18. By proper selection of components, accounting for temperature and power supply drift, a highly accurate 8 -bit $D$ to $A$ converter can be made using either the HSO or the PWM output. Figure 19 shows two typical circuits. If the HSO is used the accuracy could be theoretically extended to 16 -bits, however the temperature and noise related problems would be extremely hard to handle.

When driving some circuits it may be desirable to use unfiltered Pulse Width Modulation. This is particularly true for motor drive circuits. The PWM output can be used to generate these waveforms if a fixed period on the order of $64 \mu \mathrm{~s}$ is acceptable. If this is not the case then the HSO unit can be used. The HSO can generate a variable waveform with a duty cycle variable in up to 65536 steps and a period of up to 131 milliseconds. Both of these outputs produce TTL levels.


270246-21
Figure 18. D/A Buffer Block Diagram


Figure 19. Buffer Circuits for D/A

### 5.0 I/O TIMINGS

The I/O pins on the 8 X 9 X are sampled and changed at specific times within an instruction cycle. The changes occur relative to the internal phases shown in Figure 4. Note that the delay from XTAL1 to the internal clocks range from about 30 ns to 100 ns over process and temperature. Signals generated by internal phases are further delayed by 5 ns to 15 ns . The timings shown in this section are idealized; no propagation delay factors have been taken into account. Designing a system that depends on an I/O pin to change within a window of less than 50 ns using the information in this section is not recommended.

### 5.1 HSO Outputs

Changes in the HSO lines are synchronized to Timer 1. All of the external HSO lines due to change at a certain value of a timer will change just pior to the incrementing of Timer 1. This corresponds to an internal change
during Phase $B$ every eight state times. From an external perspective the HSO pin should change just prior to the rising edge of CLKOUT and be stable by its falling edge. Information from the HSO can be latched on the CLKOUT falling edge. Internal events can occur anytime during the 8 state time window.

Timer 2 is synchronized to increment no faster than Timer 1, so there will always be at least one incrementing of Timer 1 while Timer 2 is at a specific value.

### 5.2 HSI Input Sampling

The HSI pins are sampled internally once each state time. Any value on these pins must remain stable for at least 1 full state time to guarantee that it is recognized. The actual sample occurs at the end of Phase A, which, due to propagation delay, is just after the rising edge of CLKOUT. Therefore, if information is to be synchronized to the HSI it should be latched-in on CLKOUT
falling. The time restriction applies even if the divide by eight mode is being used. If two events occur on the same pin within the same 8 state time window, only one of the events will be recorded. If the events occur on different pins they will always be recorded, regardless of the time difference. The 8 state time window, (i.e. the amount of time during which Timer 1 remains constant), is stable to within about 20 ns . The window starts roughly around the rising edge of CLKOUT, however this timing is very approximate due to the amount of internal circuitry involved.

### 5.3 Standard I/O Port Pins

Port 0 is different from the other digital ports in that it is actually part of the A/D converter. The port is sampled once every state time, however, sampling is not synchronized to Timer 1. If this port is used, the input signal on the pin must be stable one state time before the reading of the SFR.

Port 1 and Port 2 have quasi-bidirectional I/O pins. When used as inputs the data on these pins must be stable one state time prior to reading the SFR. This timing is also valid for the input-only pins of Port 2 and is similar to the HSI in that the sample occurs just after the rising edge of CLKOUT. When used as outputs, the quasi-bidirectional pins will change state shortly after CLKOUT falls. If the change was from ' 0 ' to a ' 1 ' the low impedance pullup will remain on for one state time after the change.

Ports 3 and 4 are addressed as off-chip memorymapped I/O. The port pins will change state shortly after the rising edge of CLKOUT. When these pins are used as Ports 3 and 4 they are open drains, their structure is different when they are used as part of the bus. See Section 10.4 of the 8X9X Architecture chapter. Additional information on port reconstruction is available in Section 7.7 of this chapter.

### 6.0 SERIAL PORT TIMINGS

The serial port on the $8 \times 9 \mathrm{X}$ was designed to be compatible with the 8051 serial port. Since the 8051 uses a divide by 2 clock and the 8 X 9 X uses a divide by 3 , the serial port on the $8 \times 9 \mathrm{X}$ had to be provided with its own clock circuit to maximize its compatibility with the 8051 at high baud rates. This means that the serial port itself does not know about state times. There is circuitry which is synchronized to the serial port and to
the rest of the 8 X 9 X so that information can be passed back and forth.

The baud rate generator is clocked by either XTAL1 or T2CLK. Because T2CLK needs to be synchronized to the XTAL1 signal its speed must be limited to $1 / 18$ that of XTAL1. The serial port will not function during the time between the consecutive writes to the baud rate register. Section 11.4 of the 8X9X Architecture chapter discusses programming the baud rate generator.

### 6.1 Mode 0

Mode 0 is the shift register mode. The TXD pin sends out a clock train, while the RXD pin transmits or receives the data. Figure 20 shows the waveforms and timing. Note that the port starts functioning when a ' 1 ' is written to the REN (Receiver Enable) bit in the serial port control register. If REN is already high, clearing the RI flag will start a reception.

In this mode the serial port can be used to expand the I/O capability of the 8 X 9 X by simply adding shift registers. A schematic of a typical circuit is shown in Figure 21 . This circuit inverts the data coming in, so it must be reinverted in software. The enable and latch connections to the shift registers can be driven by decoders, rather than directly from the low speed I/O ports, if the software and hardware are properly designed.

### 6.2 Mode 1 Timings

Mode 1 operation of the serial port makes use of 10 -bit data packages, a start bit, 8 data bits and a stop bit. The transmit and receive functions are controlled by separate shift clocks. The transmit shift clock starts when the baud rate generator is initialized, the receive shift clock is reset when a ' 1 to 0 ' transition (start bit) is received. The transmit clock may therefore not be in sync with the receive clock, although they will both be at the same frequency.

The TI (Transmit Interrupt) and RI (Receive Interrupt) flags are set to indicate when operations are complete. TI is set when the last data bit of the message has been sent, not when the stop bit is sent. If an attempt to send another byte is made before the stop bit is sent the port will hold off transmission until the stop bit is complete. RI is set when 8 data bits are received, not when the stop bit is received. Note that when the serial port status register is read both TI and RI are cleared.


Figure 20. Serial Port Timings in Mode 0


Figure 21. Mode 0 Serial Port Example

Caution should be used when using the serial port to connect more than two devices in half-duplex, (i.e. one wire for transmit and receive). If the receiving processor does not wait for one bit time after RI is set before starting to transmit, the stop bit on the link could be squashed. This could cause a problem for other devices listening on the link.

### 6.3 Mode 2 and 3 Timings

Modes 2 and 3 operate in a manner similar to that of Mode 1. The only difference is that the data is now made up of 9 bits, so 11 -bit packages are transmitted and received. This means that TI and RI will be set on the 9 th data bit rather than the 8th. The 9th bit can be used for parity or multiple processor communications (see Section 11 of the 8X9X Architecture chapter).

### 7.0 BUS TIMING AND MEMORY INTERFACE

### 7.1 Bus Functionality

The $8 \mathrm{X9X}$ has a multiplexed (address/data) bus which can be dynamically configured to have an 8 -bit or 16 bit data width. There are control lines to demultiplex the bus (ALE or $\overline{\mathrm{ADV}}$ ), indicate reads ( $\overline{\mathrm{RD}}$ ), indicate writes ( $\overline{W R L}$ and $\overline{W R H}$, or $\overline{W R}$ with $\overline{\mathrm{BHE}}$ and ADO), and a signal to indicate accesses that are for an instruction fetch (INST). Section 3.5 of the 8X9X Architecture chapter contains an overview of the bus operation.

### 7.2 Timing Specifications

Figure 22 shows the timing of the bus signals and data lines. Please refer to the latest data sheet for the exact device you are using to ensure that your system is designed to the proper specifications. The major timing specifications are described in Figure 23.

### 7.3 READY Line Usage

When the processor has to address a memory location that cannot respond within the standard specifications, it is necessary to use the READY line to generate wait states. When the READY line is held low, the processor waits in a loop for the line to come high or until the
number of inserted wait states is equal to the limit set in the Chip Configuration Register (see Section 2 of the MCS-96 Architecture chapter). There is a maximum time that the READY line can be held low without risking a processor malfunction due to dynamic nodes that have not been refreshed during the wait states. This time is shown as TYLYH in the data sheet.

In most cases the READY line is brought low after the address is decoded and it is determined that a wait state is needed. It is very likely that some addresses, such as those addressing memory mapped peripherals, would need wait states, and others would not. The READY line must be stable within the TLLYV specification after ALE falls or the processor could lock-up. There is


Figure 22. Bus Signal Timings
no requirement as to when READY may go high, as long as the maximum READY low time (TYLYH) is not violated. To ensure that only one wait state is inserted it is necessary to provide external circuitry which brings READY high TLLYH after the falling edge of ALE/ $\overline{\mathrm{ADV}}$, or program the Chip Configuration Register to select a Ready Control limit of one.

Internally, the chip latches READY on the first falling edge of Phase A after ALE/ $\overline{\mathrm{ADV}}$ falls. Phase A is buffered and brought out externally as CLOCKOUT, so CLOCKOUT is a delayed Phase A. If a 1 is seen, the bus cycle proceeds uninterrupted with no wait state insertions. If a 0 is seen, one wait state ( 3 Tosc ) is inserted.

If a wait state is inserted, READY is internally latched on the next rising edge of Phase A. If a 1 is found the bus cycle resumes with the net impact being the insertion of one wait state. If a 0 is seen, a second wait state is inserted.

The READY pin is again latched on the next rising edge of CLOCKOUT if two wait states were inserted. If the chip sees a 1 , the bus cycle is resumed with the result being an insertion of two wait states. If another 0 is seen, a third wait state is inserted in the bus cycle and the READY pin is again latched on the following rising edge of CLOCKOUT. If internal Ready Control is not used, the READY line must at this point be a 1 to ensure proper operation.

Tosc-Oscillator Period, one cycle time on XTAL1.

## Timings the Memory System Must Meet

TLLYH-ALE/ADV low to READY high: Maximum time after ALE/ $\overline{A D V}$ falls until READY is brought high to ensure no more wait states. If this time is exceeded unexpected wait states may result. Nominally 1 Tose +3 Tose $\times$ number of wait states desired.

TLLYV-ALE/ $\overline{A D V}$ low to READY low: Maximum time after ALE/ ADV falls until READY must be valid. If this time is exceeded the device could malfunction necessitating a chip reset. Nominally 2 Tosc periods.

TCLYX-READY hold after CLOCKOUT low: Minimum time that the value on the READY pin must be valid after CLOCKOUT falls. The minimum hold time is always zero nanoseconds.

TYLYH-READY low to READY high: Maximum time the part can be in the not-ready state. If it is exceeded, the 8X9X dynamic nodes which hold the current instruction may 'forget' how to finish the instruction.

TAVDV-ADDRESS valid to DATA valid: Maximum time that the memory has to output valid data after the 8 X 9 X outputs a valid address. Nominally, a maximum of 5 Tosc periods.

TAVGV-ADDRESS valid to BUSWIDTH valid: Maximum time after ADDRESS becomes valid until BUSWIDTH must be valid. Nominally less than 2 Tose periods.

TLLGV-ALE/ $\overline{\mathrm{ADV}}$ low to BUSWIDTH valid: Maximum time after ALE/ $\overline{\mathrm{ADV}}$ is low until BUSWIDTH must be valid. If this time is exceeded the part could malfunction necessitating a chip reset. Nominally less than 1 Tosc.

TLLGX-BUSWIDTH hold after ALE/ $\overline{A D V}$ low: Minimum time that BUSWIDTH must be valid after ALE/ $\overline{\mathrm{A} D V}$ is low Nominally 1 Tosc.

TRLDV- $\overline{\operatorname{READ}}$ low to DATA valid: Maximum time that the memory has to output data after READ goes low. Nominally, a maximum of 3 Tosc periods.

TRHDZ- $\overline{\text { READ }}$ high to DATA float: Time after $\overline{\text { READ }}$ is high until the memory must float the bus. The memory signal can be removed as soon as READ is not low, and must be removed within the specified maximum time from when READ is high. Nominally a maximum of 1 Tose period.

TRHDX-DATA hold after $\overline{\text { READ }}$ goes high: Minimum time that memory must hold input DATA valid after $\bar{R} \bar{D}$ is high. The hold time minimum is always zero nanoseconds.

TRLAZ-READ low to ADDRESS float: This is the bus control specifying the time from an active low READ signal until the 8X9X ADDRESS drivers for the cycle are off the bus. This is specified in order for data to be returned from the memory system without bus contention. Typically this is 0 ns for no bus contention. However, up to 10 ns is acceptable in systems.

Figure 23. Timing Specification Explanations

## Timings the 8096 Will Provide

TOHCH—XTAL1 high to CLOCKOUT high: Delay from the rising edge of XTAL1 to the resultant rising edge on CLOCKOUT. Needed in systems where the signal driving XTAL1 is also used as a clock for external devices. Typically 50 to 100 nanoseconds.

TCHCH-CLKOUT high to CLKOUT high: The period of CLKOUT and the duration of one state time. Always 3 Tose average, but individual periods could vary by a few nanoseconds.

TCHCL-CLKOUT high to CLKOUT low: Nominally 1 Tosc period.

TCLLH-CLKOUT low to ALE high: A help in deriving other timings. Typically plus or minus 5 ns to 10 ns .

TCLVL-CLOCKOUT low to ALE/ $\overline{\mathrm{ADV}}$ low: A help in deriving other timings. Nominally 1 Tosc.

TLLCH-ALE/ $\overline{A D V}$ low to CLKOUT high: Used to derive other timings, nominally 1 Tose period.

TLHLL-ALE/ $\overline{A D V}$ high to ALE/ $\overline{A D V}$ low: ALE/ADV high time. Useful in determining ALE/ $\overline{\mathrm{ADV}}$ rising edge to ADDRESS valid time. Nominally 1 Tosc period for ALE and 1 Tose for $\overline{A D V}$ with back-to-back bus cycles.

TAVLL-ADDRESS valid to ALE/ $\overline{\operatorname{ADV}}$ low: Length of time ADDRESS is valid before ALE/ADV falls. Important timing for address latch circuitry. Nominally 1 Tosc period.

TLLAX-ALE/ $\overline{\mathrm{ADV}}$ low to ADDRESS invalid: Length of time ADDRESS is valid after ALE/ADV falls. Important timing for address latch circuitry. Nominally 1 Tose period.

TLLRL—ALE/ $\overline{A D V}$ low to $\overline{\text { READ }}$ or $\overline{\text { WRITE }}$ low: Length of time after ALE/ $\overline{\mathrm{ADV}}$ falls before $\overline{\mathrm{RD}}$ or $\overline{\text { WR }}$ fall. Could be needed to ensure that proper memory decoding takes place before it is output enabled.
Nominally 1 Tosc period.
TLLHL-ALE/ $\overline{A D V}$ low to $\overline{\text { WRL }} \overline{\text { WRH }}$ low: Minimum time after ALE/ $\overline{\mathrm{ADV}}$ is low that the write strobe signals will go low. Could be needed to ensure
that proper memory decoding takes place before it is output enabled. Nominally 2 Tosc periods.

TRLRH— $\overline{\text { READ }}$ low to $\overline{\text { READ }}$ high: $\overline{\mathrm{RD}}$ puise width, nominally 1 Tose period.

TRHLH- $\overline{\operatorname{READ}}$ high to ALE/ $\overline{\mathrm{ADV}}$ high: Time between $\overline{R D}$ going inactive and next $A L E / \overline{A D V}$, also used to calculate time between $\overline{\mathrm{RD}}$ inactive and next ADDRESS valid. Nominally 1 Tose period.

TRHBX- $\overline{\text { READ }}$ high to INST, $\overline{\text { BHE, AD8-15 In- }}$ active: Minimum time that the INST and BHE lines will be valid after $\overline{\mathrm{RD}}$ goes high. Also the minimum time that the upper eight address lines ( 8 -bit bus mode) will remain valid after $\overline{\mathrm{RD}}$ goes high. Nominally 1 Tose.

TWHBX- $\overline{\text { WRITE }}$ high to INST, $\overline{\text { BHE, }}$ AD8-15 Inactive: Minimum time that the INST and BHE lines will be valid after $\overline{W R}$ goes high. Also the minimum time that the upper eight address lines ( 8 -bit bus mode) will remain valid after $\overline{W R}$ goes high. Nominally 1 Tosc.

TWLWH- WRITE low to WRITE high: Write pulse width, nominally 3 Tosc periods.

THLHH- $\overline{\text { WRL }} \overline{\text { WRH }}$ low to $\overline{\text { WRL }} \overline{\text { WRH }}$ high: Write strobe signal pulse width. Nominally 2 Tosc periods.

TQVHL-OUTPUT valid to $\overline{\text { WRL }}, \overline{W R H}$ low: Minimum time that OUTPUT data is valid prior to write strobes becoming active. Needed for interfacing to memories that read data on the falling edge of write. Nominally 1 Tose.

TQVWH-OUTPUT valid to WRITE high: Time that the OUTPUT data is valid before $\overline{\mathrm{WR}}$ is high. Nominally 3 Tosc periods.

TWHQX- $\overline{\text { WRITE }}$ high to OUTPUT not valid: Time that the OUTPUT data is valid after $\overline{\text { WR }}$ is high. Nominally 1 Tose period.

TWHLH- $\overline{\text { WRITE }}$ high to ALE/ $\overline{\text { ADV }}$ high: Time between write high and next ALE/ADV, also used to calculate the time between $\overline{W R}$ high and next ADDRESS valid. Nominally 2 Tosc periods.

Figure 23. Timing Specification Explanations (Continued)

### 7.4 INST Line Usage

The INST (Instruction) line is high during bus cycles that are for an instruction fetch and low for any other bus cycle. The INST signal (not present on 48 -pin versions) can be used with a logic analyzer to debug a system. In this way it is possible to determine if a fetch was for instructions or data, making the task of tracing the program much easier.

### 7.5 BUSWIDTH Pin Usage

The BUSWIDTH pin is a control input which determines the width of the bus access in progress. BUSWIDTH is sampled after the rising edge of the first CLOCKOUT after ALE/ADV goes low. If a one is seen, the bus access progresses as a 16 -bit cycle. If a zero is seen, the bus access progresses as an 8 -bit cycle. The BUSWIDTH setup and hold timing requirements appear in the data sheet.

The BUSWIDTH pin can be overridden by causing the BUS WIDTH SELECT bit in the Chip Configuration Register (CCR) to be zero. This will permanently select an 8 -bit bus width. However, if the BUS WIDTH SELECT bit in the CCR is a one, the BUSWIDTH pin determines the bus width. See Section 3.5 of the 8 X 9 X Architecture chapter. Since the BUSWIDTH pin is not available on 48 -pin or 64 -pin devices, the BUS WIDTH SELECT bit in the CCR determines bus width.

### 7.6 Address Decoding

The multiplexed bus of the 8 X 9 X must be demultiplexed before it can be used. This can be done with two 74LS373 transparent latches for an 8 X 9 X in 16-bit
bus mode, or one 74LS373 for an 8X9X in 8 -bit bus mode. As explained in Section 3.5 of the $8 \mathrm{X9X}$ Architecture chapter, the latched address signals will be referred to as MA0 through MA15 (Memory Address), and the data lines will be called MD0 through MD15 (Memory Data).

Since the 8 X 9 X can make accesses to memory for either bytes or words, it is necessary to have a way of determining the type of access desired when the bus is 16-bits wide. For write cycles, the signals Write Low (WRL) and Write High (WRH) are provided. WRL will go low during all word writes and during all byte writes to an even location. Similarly, WRH will go low during all word writes and during all byte writes to an odd location. During read cycles, an 8X9X in 16-bit bus mode will always do a word read of an even location. If only one byte of the word is needed, the chip discards the byte it does not need.

Since 8 X 9 X memory accesses over an 8 -bit wide bus are always bytes, only one write strobe is needed for write cycles. For this purpose the WRI signal was made to go low for all write cycles during 8 -bit bus accesses. When a word operation is requested, the bus controller performs two byte-wide bus cycles.

In many cases it may be desirable to have a write signal with a longer pulse width than WRL/WRH. The Write (WR) line of the 8 X 9 X is an alternate control signal that shares a pin with $\overline{\mathrm{WRL}}$ and is only available in 16 -bit bus mode. $\overline{\text { WR }}$ is nominally one Tosc longer than the $\overline{W R L} / \overline{W R H}$ signals, but goes low for any write cycle. Therefore it is necessary to decode for the type of write (byte or word) desired.

The Byte High Enable ( $\overline{\mathrm{BHE}}$ ) signal and MAO can be used for this purpose. $\overline{\mathrm{BHE}}$ is an alternate control


270246-27
Figure 24. Decoding $\overline{\text { WR }}$ and $\overline{B H E}$ to Generate $\overline{\text { WriteLow }}$ and WriteHigh
signal that shares a pin with $\overline{\mathrm{WRH}}$. When $\overline{\mathrm{BHE}}$ is low, the high byte of the 16 -bit bus is enabled. When MA0 is low, the lower byte is enabled. When MA0 is low and $\overline{\text { BHE }}$ is low, both bytes are enabled. Figure 24 shows how to use WR, $\overline{\mathrm{BHE}}$ and $\overline{\mathrm{MAO}}$ to decode bus accesses. It's important to note that this decoding inserts a delay in the write signal which must be considered in a system timing analysis.

External memory systems for the 8 X 9 X can be set up in many ways. Figures 25 through 28 show block diagrams of memory systems using an 8 -bit bus with a single EPROM, using an 8 -bit bus with RAM and EPROM, using a 16 -bit bus with two external EPROMs and using a 16 -bit bus in a RAM and ROM system. (The timings for the systems shown are optimized for 10 MHz operation.)


270246-28
Figure 25. An 8-Bit Bus with EPROM Only


Figure 26. An 8-Bit Bus with EPROM and RAM


270246-30
Figure 27. A 16-Bit Bus with EPROM Only


Figure 28. Memory System with Dynamic Bus Width

### 7.7 I/O Port Reconstruction

When a single-chip system is being designed using a multiple chip system as a prototype, it may be necessary to reconstruct I/O Ports 3 and 4 using a memorymapped I/O technique. The circuit shown in Figure 30 provides this function. It can be attached to a 8 X 9 X system which has the required address decoding and bus demultiplexing.

The output circuitry is basically just a latch that operates when 1FFEH or 1 FFFH are placed on the MA lines. The inverters surrounding the latch create an open-collector output to emulate the open-drain output found on the 8 X 9 X . The 'reset' line is used to set the ports to all l's when the 8 X 9 X is reset. It should be noted that the voltage and current characteristics of the port will differ from those of the 8 X 9 X , but the basic functionality will be the same.

The input circuitry is just a bus transceiver that is addressed at 1 FFEH or 1 FFFH. If the ports are going to be used for either input or output, but not both, some of the circuitry can be eliminated.

### 8.0 NOISE PROTECTION TIPS

Designing controllers differs from designing other computer equipment in the area of noise protection. A microcontroller circuit under the hood of a car, in a photocopier, CRT terminal, or a high speed printer is subject to many types of electrical noise. Noise can get to the processor directly through the power supply, or it can be induced onto the board by electromagnetic fields. It is also possible for the PC board to find itself in the path of electrostatic discharges. Glitches and noise on the PC board can cause the processor to act unpredictably, usually by changing either the memory locations or the program counter.

There are both hardware and software solutions to noise problems, but the best solution is good design practice and a few ounces of prevention. The 8X9X has a Watchdog Timer which will reset the device if it fails to execute the software properly. The software should be set up to take advantage of this feature.

It is also recommended that unused areas of code be filled with NOPs and periodic jumps to an error routine or RST (reset chip) instructions. This is particularly important in the code around lookup tables, since if lookup tables are executed all sorts of bad things can happen. Wherever space allows, each table should be surrounded by 7 NOPs (the longest $8 \mathrm{X9X}$ instruction has 7 bytes) and a RST or jump to error routine instruction. This will help to ensure a speedy recovery should the processor have a glitch in the program flow.

Many hardware solutions exist for keeping PC board noise to a minimum. Ground planes, gridded ground and $\mathrm{V}_{\mathrm{CC}}$ structures, bypass capacitors, transient absorbers and power busses with built-in capacitors can all be of great help. It is much easier to design a board with these features than to try to retrofit them later. Proper PC board layout is probably the single most important and, unfortunately, least understood aspect of project design. Minimizing loop areas and inductance, as well as providing clean grounds are very important. More information on protecting against noise can be found in the Application Note AP-125, "Designing Microcontroller Systems for Noisy Environments".

### 9.0 PACKAGING

The MCS-96 family of products is offered in many versions. They are available in 48 -pin or 68 -pin packages, with or without on-chip ROM/EPROM and with or without an $\mathrm{A} / \mathrm{D}$ converter. A summary of the available options is shown in Figure 31.

The 48 -pin versions are available in ceramic and plastic 48 -pin Dual-In-Line package (DIP). The ceramic versions have order numbers with the prefix "C". The plastic versions have the prefix "P".

The 68 -pin versions are available in a ceramic pin grid array (PGA), a plastic leaded chip carrier (PLCC) and a Type B leadless chip carrier (LCC). PGA devices have part numbers with the prefix "C". PLCC devices have the prefix " $N$ ". LCC devices have the prefix " $R$ ".

SHRINK-DIP is offered in 64-pin packages with a package designator of " $U$ ".


270246-33
Figure 29. I/O Port Reconstruction

| ANALOG | Factory Masked ROM |  |  | CPU |  |  | User Programmable |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | EPROM | OTP |  |  |
|  | 68-Pin | 64-Pin | 48-Pin |  |  |  | 68-Pin | 64-Pin | 48-Pin | 68-Pin | 64-Pin | 48-Pin | 68-Pin | 64-Pin | 48-Pin |
|  | $\left\|\begin{array}{c} 8397 \mathrm{BH} \\ 8397 \mathrm{JF} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & 8397 \mathrm{BH} \\ & 8397 \mathrm{JF} \end{aligned}\right.$ | $\begin{gathered} 8395 \mathrm{BH} \\ 8398 \end{gathered}$ | $\left\|\begin{array}{c} 8097 \mathrm{BH} \\ 8097 \mathrm{JF} \end{array}\right\|$ | $\left\lvert\, \begin{array}{l\|} 8097 \mathrm{BH} \\ 8097 \mathrm{JF} \end{array}\right.$ | $\left\lvert\, \begin{gathered} 8095 \mathrm{BH} \\ 8098 \end{gathered}\right.$ | 8797BH |  | $\begin{gathered} 8795 \mathrm{BH} \\ 8798 \end{gathered}$ | $\left\lvert\, \begin{aligned} & 8797 \mathrm{BH} \\ & 8797 \mathrm{JF} \end{aligned}\right.$ | $\left\|\begin{array}{l} \text { 8797JF } \\ 8797 \mathrm{BH} \end{array}\right\|$ | 8798 |
| NO ANALOG | 8396BH |  |  | $8 \times 9 \mathrm{X}$ |  |  |  |  |  |  |  |  |

Figure 30. HMOS MCS ${ }^{966}$ Packaging
-48-Pin devices have four Analog input pins.
-For ROM/OTP/EPROM devices, $8 \times 9 \times B H$ and $8 \times 98=8$ kbytes, BX9XJF = 16 Kbytes
-64-Pin devices have all 48-Pin device features plus the following:
Four additional Analog Input channels
One additional Quasi-Bidirectional 8 Bit Parallel Port
Four additional Port 2 pins with multiplexed features
Timer 2 Clock Source Pin
Timer 2 Reset pin
Two additional quasi-bidirectional port pins
-68-Fin devices have all 48- and 64-pin features plus the following:
Dynamic Buswidth sizing (8 or 16 bit bus)
Dedicated System Clock Output (CLKOUT)
INST pin for memory expansion
Non-Maskable Interrupt for debugging

- Package Designators:
$N=$ PLCC
$C=$ Ceramic DIP
$A=$ Ceramic Pin Grid Array
$\mathbf{P}=$ Plastic DIP
$R=$ Ceramic LCC
$\mathrm{U}=$ Shrink DIP


### 10.0 USING THE EPROM

This section refers to the $879 \mathrm{XBH}, 8798$, and 879 XJF devices. These devices are generically referred to as the 879X. All information in this section refers to all three devices unless otherwise noted.

879XBH and the 8798 contain 8 Kbytes of ultraviolet Erasable and electrically Programmable Read Only Memory (EPROM). The 879XJF contains 16 Kbytes of EPROM. When EA is a TTL high, the EPROM is located at memory locations 2000 H through 3FFFH on the 879 XBH and the 8798 . It is at locations 2000 H through 5FFFH on the 879XJF.

Applying +12.75 V to $\overline{\text { EA }}$ when the chip is reset places the 879X device in the EPROM Programming Mode. The Programming Mode supports EPROM programming and verification. The following is a brief description of each of the programming modes:

The Auto Configuration Byte Programming Mode programs the Programming Chip Configuration Byte and the Chip Configuration Byte.

The Auto Programming Mode enables an 879X to program itself and up to 15 other 879X's.

The Slave Programming Mode provides a standard interface to program any number of 879 X 's by a master device such as an EPROM programmer or another 879X.

The Run-Time Programming Mode allows individual EPROM locations to be programmed at run-time under complete software control. (Run-Time Programming is done with $\overline{\mathrm{EA}}=5 \mathrm{~V}$.)

Some I/O pins have new functions for programming. These pins determine the programming function, provide programming control signals and slave ID numbers, and pass error information. Figure 32 shows how the pins are renamed. Figure 33 describes each new pin function. PMODE selects the function to be performed (see Figure 31).

| PMODE | Programming Mode |
| :--- | :--- |
| $0-4$ | Reserved |
| 5 | Slave Programming Mode |
| 6 | ROM Dump Mode |
| $7-0 B H$ | Reserved |
| 0 CH | Auto Programming Mode |
| 0 DH | Program Configuration Byte |
| $0 \mathrm{OH}-\mathrm{OFH}$ | Reserved |

Figure 31. Programming Function PMODE Values

When an 879X EPROM device is not being erased, the window must be covered with an opaque label. This prevents functional degradation and data loss from the array.

### 10.1 Power-Up and Power-Down

To avoid damaging devices during programming, follow these rules:
RULE \#1- $V_{\text {PP }}$ must be within IV of $V_{C C}$ while $\mathrm{V}_{\mathrm{CC}}$ is below 4.5V.
RULE \#2- $\mathrm{V}_{\mathrm{PP}}$ can not be higher than 5.0 V until $\mathrm{V}_{\mathrm{CC}}$ is above 4.5 V .
RULE \#3- $\mathrm{V}_{\mathrm{PP}}$ must not have a low impedance path to ground when $\mathrm{V}_{\mathrm{CC}}$ is above 4.5 V .
RULE \#4- $\overline{\mathrm{EA}}$ must be brought to 12.75 V before $\mathrm{V}_{\mathrm{PP}}$ is brought to 12.75 V (not needed for run-time programming).
RULE \#5- The PMODE and SID pins must be in their desired state before RESET rises.
RULE \#6-All voltages must be within tolerance and the oscillator stable before RESET rises.
RULE \#7-The supplies to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{PP}}, \overline{\mathrm{EA}}$ and RESET must be well regulated and free of glitches and spikes.

To adhere to these rules you can use the following pow-er-up and power-down sequences:

## POWER UP

$$
\text { RESET }=0 \mathrm{~V}
$$

$\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=\overline{\mathrm{EA}}=5 \mathrm{~V}$
CLOCK on (if using an external clock instead of the internal oscillator)

$$
\text { PALE }=\text { PROG }=\text { PORT3, } 4=\mathrm{V}_{\mathrm{IH}}{ }^{(1)}
$$

SID and PMODE valid
$\overline{\mathrm{EA}}=12.75 \mathrm{~V}^{(2)}$
$\mathrm{V}_{\mathrm{PP}}=12.75 \mathrm{~V}^{(3)}$
WAIT (wait for supplies and clock to settle)
RESET $=5 \mathrm{~V}$
WAIT Tshll (see data sheet)
BEGIN

## POWER DOWN

RESET $=0 \mathrm{~V}$
$V_{P P}=5 \mathrm{~V}$
$\overline{\mathrm{EA}}=5 \mathrm{~V}$
PALE $=\mathrm{PROG}=\mathrm{SID}=\mathrm{PMODE}=\mathrm{PORT} 3,4=$ OV
$\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathbf{P P}}=\overline{\mathrm{EA}}=0 \mathrm{~V}$

## CLOCK OFF

## NOTES:

1. $\mathbf{V}_{\mathrm{IH}}=$ logical ' 1 ' ( 2.4 V minimum)
2. The same power supply can be used for $\overline{E A}$ and $V_{\text {PP }}$. However, the EA pin must be powered up before $V_{P P}$ is powered up. Also, EA should be protected from noise to prevent damage to $\overline{\text { EA. }}$
3. Exceeding the maximum limit on $V_{P P}$ for any amount of time could damage the device permanently. The Vpp source must be well regulated and free of glitches and spikes.

### 10.2 Reserved Locations

Fill all Intel Reserved locations except address 2019H, when mapped internally or externally, with OFFH to ensure compatibility with future devices. Fill address 2019 H with 20 H .


Figure 32. Programming Mode Pin Function

| Mode | Name | Function |
| :---: | :---: | :---: |
| General | $\begin{aligned} & \text { PMODE } \\ & \text { (P0-.4, .5, .6, .7) } \end{aligned}$ | PROGRAMMING MODE SELECT: Determines the EPROM programming algorithm that is performed. PMODE is sampled after a chip reset and should be static while the device is operating. |
| Auto <br> Programming <br> Mode | $\begin{aligned} & \hline \begin{array}{l} \text { PACT } \\ (\mathrm{HSO} .0) \end{array} \\ & \hline \end{aligned}$ | PROGRAMMING ACTIVE: Used in the Auto-Programming Mode. Indicates when programming activity is complete. |
|  | $\overline{\text { PVAL }}$ <br> (Ports 3 and 4) | PROGRAM VALID: These signals indicate the success or failure of programming in the Auto Programming Mode and when using this mode for gang programming. For the Auto Programming Mode this signal is asserted at Port 3.0. When using this mode for gang programming, all bits of Port 3 and Port 4 are asserted to indicate programming validity of the various slaves. A zero indicates successful programming on PVAL.O. A zero on PVAL. 1 through PVAL. 15 indicates a fail. |
|  | $\begin{aligned} & \hline \text { SALE } \\ & \text { (P2.0) } \end{aligned}$ | SLAVE ALE: Output signal from an 879X in the Auto Programming Mode. A falling edge on SALE indicates that Ports 3 and 4 contain valid address/ command information for slave 879XBHs that may be attached to the master. |
|  | $\begin{aligned} & \hline \overline{\text { SPROG }} \\ & \text { (P2.5) } \end{aligned}$ | SLAVE PROGRAMMING PULSE: Output from an 879X in the Auto Programming Mode. A falling edge on SPROG indicates that Ports 3 and 4 contain valid data for programming into slave 879XBHs that may be attached to the master. |
|  | Ports 3 and 4 | ADDRESS/COMMAND/DATA BUS: Used by devices in the Auto Programming Mode to pass command, addresses and data to slaves. Also used in the Auto Programming Mode as a regular system bus to access external memory. Each line should be pulled up to VCC through a resistor. Also used as PVAL (see above). |
| Slave Programming Mode | $\mathrm{SID}_{\text {(HSI-O, .1, .2, .3) }}$ | SLAVE ID NUMBER: Used to assign a pin of Port 3 or 4 to each slave to pass programming verification acknowledgement. For example, if gang programming in the Slave Programming Mode, the slave with SID $=0001$ will use Port 3.1 to signal correct or incorrect program verification. |
|  | $\begin{aligned} & \hline \text { PALE } \\ & \text { (P2.1) } \end{aligned}$ | PROGRAMMING ALE INPUT: Accepted by an 879X that is in the Slave Programming Mode. Indicates that Ports 3 and 4 contain a command/ address. |
|  | $\begin{aligned} & \hline \begin{array}{l} \text { PROG } \\ (\mathrm{P} 2.2) \end{array} \end{aligned}$ | PROGRAMMING PULSE: Accepted by 879X that is in the Slave Programming Mode. Used to indicate that Ports 3 and 4 contain the data to be programmed. A falling edge on PROG signifies data valid and starts the programming cycle. A rising edge on PROG will halt programming in the slaves. |
|  | $\begin{aligned} & \hline \text { PVER } \\ & \text { (P2.0) } \end{aligned}$ | PROGRAM VERIFIED: A signal output after a programming operation by devices in the Slave Programming Mode. This signal is on Port 2.0 and is asserted as a logic 1 if the bytes program correctly. |
|  | $\begin{aligned} & \hline \overline{\mathrm{PDO}} \\ & (\mathrm{P} 2.5) \end{aligned}$ | PROGRAMMING DURATION OVERFLOWED: A signal output by devices in the Slave Programming Mode. Used to signify that the PROG pulse applied for a programming operation was longer than allowed. |
|  | Ports 3 and 4 | ADDRESS/COMMAND/DATA BUS: Used to pass commands, addresses and data to and from slave mode 879X's. |
| Auto PCCB Programming Mode | $\begin{aligned} & \hline \text { PVER } \\ & \text { (P2.0) } \end{aligned}$ | PROGRAM VERIFIED: A signal output after programming in the Auto Configuration Byte Programming Mode. The signal is on Port 2.0 and is asserted as a logic 1 if the bytes program correctly. |
|  | $\begin{aligned} & \text { PALE } \\ & \text { (2.1) } \end{aligned}$ | PROGRAMMING ALE INPUT: Used by a device in the Auto Program Configuration Byte Mode to indicate that Port 3 contains the data to be programmed into the PCCB and CCB. |

Figure 33. Programming Mode Pin Definitions

### 10.3 Auto Configuration Byte Programming Mode

The Programming Chip Configuration Byte (PCCB) is a non-memory mapped EPROM location. It gets loaded into the CCR during reset for auto and slave programming. The Auto Configuration Byte Programming Mode programs the PCCB.

The Chip Configuration Byte (CCB) is at location 2018 H and can be programmed like any other EPROM location using auto, slave and run-time programming. However, you can also use the Auto Configuration Byte Programming to program the CCB when no other locations need to be programmed. The CCB is programmed with the same value as the PCCB.

The Auto Configuration Byte Programming Mode is entered by following the power-up sequence described in Section 10.1 with PMODE $=0 \mathrm{DH}$, Port $4=$ 0 FFH , and Port $3=$ the data to be programmed into the PCCB and CCB. When a 0 is placed on PALE, the CCB and PCCB are automatically programmed with the data on Port 3. After programming, PVER is driven high if the bytes programmed correctly and low if
they did not. Programming takes approximately 250 ms . Figure 34 shows a minimum configuration for Auto Configuration Byte Programming.

Once the CCB and PCCB are programmed, all programming activities and bus operations use the seiected bus width, READY control, bus controls, and READ/ WRITE protection until you erase the device. You must be careful when programming the READ and WRITE lock bits in the CCB and PCCB. If you enable the READ and WRITE lock bits in the CCB or the PCCB and then reset the device, the array may no longer be programmed or verified (see Figure 41 in Section 10.7.1). Therefore, you should program the buswidth, READY control, and bus controls using the Auto Configuration Byte Programming Mode. You should program the READ and WRITE lock bits when all programming is complete.

If the PCCB is not programmed, the CCR will be loaded with OFFFH when the device is in the Programming Mode.

Specific requirements for CCB and PCCB programming are included in the Auto, Slave, and Run-time Programming sections.


270246-39
NOTES:

1. Tie Port 3 to the value desired to be programmed into CCB , and PCCB.
2. Make all necessary minimum connections for power, ground and clock.

Figure 34. The Auto CCR Programming Mode

### 10.4 Auto Programming Mode

The Auto Programming Mode provides the ability to program the 879X EPROM without using an EPROM programmer. For this mode follow the power-up sequence described in Section 10.1 with PMODE $=$ $0 C H$. When RESET rises, the 879 XBH and 8798 devices automatically program themselves with the data found at external locations 4000 H through 5 FFFH . The 879XJF programs itself with the data found at external locations 4000 H through 7FFF. Figure 35 shows a minimum configuration for using an $8 \mathrm{~K} \times 8$ EPROM to program one 879 X in the Auto Programming Mode.
The 879X reads a word from external memory, then the Modified Quick-Pulse Programming TM Algorithm (described later) is used to program the appropriate EPROM location. Since the erased state of a byte is OFFH, the Auto Programming Mode will skip locations where the data to be programmed is OFFH. When all 8 K of the 879 XBH and 8798 and all 16 K of the 879XJF has been programmed, PACT goes high and the devices outputs a 0 on Port 3.0 (PVAL) if it programmed correctly and a 1 if it failed.

### 10.4.1. AUTO PROGRAMMING MODE AND THE CCB/PCCB

In the Auto Programming Mode the CCR is loaded with the PCCB. The PCCB must correspond to the memory system of the programming setup, including the READY and bus control selections. You can program the PCCB using the Auto Configuration Byte Programming Mode (see Section 10.3).

Auto Programming must be done in 8 -bit bus mode. For 68L devices you must tie the BUSWIDTH pin to ground. You do not need to program the buswidth selection bit in the PCCB (PCCB.1). For 48L and 64L devices there is no BUSWIDTH pin. You must program PCCB. 1 using the Auto Configuration Byte Programming Mode before programming the array.

The data in the PCCB takes effect upon reset. If you enable either the READ or WRITE lock bits during Auto Programming but do not reset the device, Auto Programming will continue. If you enable either the READ or WRITE lock bits and then reset the device, the device will no longer program or verify. You should program these bits when no more programming will be done.

### 10.4.2 GANG PROGRAMMING WITH THE AUTO PROGRAMMING MODE

An 879X in the Auto Programming Mode can also be used as a programmer for up to 15 other 879 XBH s that are configured in the Slave Programming Mode. The 879 X acts as the master. The master programs the slaves with the same data the master is programming itself with. The master outputs the necessary slave command/data pairs on Ports 3 and 4. It also provides the Slave ALE (SALE) and Slave PROG (SPROG) signals to demultiplex the commands from the data. Figure 36 is a block diagram of a gang programming system using one 879 XBH in the Auto Programming Mode. The Slave Programming Mode is described in the next section.


Figure 35. The Auto Programming Mode

The master 879 X reads a word from the external memory controlled by ALE, $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$. It then drives Ports 3 and 4 with a Data Program command using the appropriate address and alerts the slaves with a falling edge on SALE. Next, the data to be programmed is driven onto Ports 3 and 4 and slave programming begins with a falling edge on SPROG. At the same time, the master begins to program its own EPROM location with the data read in. Intel's Modified Quick-Pulse Programming ${ }^{\text {TM }}$ Algorithm is used, with Data Verify
commands being given to the slaves after each programming pulse.

When programming is complete $\overline{\mathrm{PACT}}$ goes high and Ports 3 and 4 are driven with all 1 s if all devices programmed correctly. Individual bits of Port 3 and 4 will be driven to 0 if the slave with that bit number as an SID did not program correctly. The 879 X used as the master assigns itself an SID of 0.


NOTES:
*EA and VPP on slaves must be at +12.75 Vdc. Each slave's PMODE must equal 05 H . Ports 3 and 4 should have pullups to VCC. Minimum configuration connections must also be made for slaves. A 10 MHz clock is recommended for the slaves.

1. Allow RESET to rise after the voltages to $V_{C C}, \overline{E A}$, and $V_{P P}$ are stable.

Figure 36. Gang Programming with the Auto Programming Mode

### 10.5 Slave Programming Mode

Any number of 879 Xs can be programmed by a master programmer using the Slave Programming Mode.

In Slave Programming Mode, the device being programmed uses Port 3, 4 as a command/data path. PALE and PROG demultiplex the commands and data. PVER, PDO and Ports 3 and 4 pass error information to the programmer. There is no 879 X dependent limit to the number of devices that can be gang programmed in the slave mode.

It is important to note that the interface to an 879 X in the slave mode is similar to a multiplexed bus. Issuing consecutive PALE pulses without a corresponding $\overline{\text { PROG }}$ pulses will produce unexpected results, as will issuing consecutive $\overline{\text { PROG }}$ pulses without the corresponding PALE pulses.

### 10.5.1 SLAVE PROGRAMMING COMMANDS

The commands sent to the slaves are 16 -bits wide and contain two fields. Bits 14 and 15 specify the action that the slaves are to perform. Bits 0 through 13 specify the address upon which the action is to take place. On the $879 \mathrm{XJF}, \mathrm{P} 4.6$ is both the least significant bit of the "Data Program Upper 8K" command and the most significant bit of the address. Commands are sent via Ports 3 and 4 and are available to cause the slaves to program a word, verify a word, or dump a word (Table 1). The address part of the command sent to the slaves ranges from 2000 H to 3 FFFH on the 879 XBH and the 8798 and from 2000 H to 5 FFFH on the 879 XJF and refers to the internal EPROM memory space. The following sections describe each slave programming mode command.

Table 1. Slave Programming Mode Commands

| P4.7 | P4.6 | Action |
| :---: | :---: | :--- |
| 0 | 0 | Word Dump |
| 0 | 1 | Data Verify |
| 1 | 0 | Data Program Lower 8K |
| 1 | 1 | Data Program Upper 8K |
|  |  | (879XJF) |

DATA PROGRAM COMMAND-After a Data Program Command has been sent to the slaves, $\overline{\text { PROG }}$ must be pulled low to program the data on Ports 3 and 4 into the location specified during the command. The falling edge of PROG indicates data valid and also triggers the hardware programming of the word specified. The slaves will begin programming 48 states after $\overline{\text { PROG }}$ falls, and will continue to program the location until $\overline{\text { PROG }}$ rises.

After the rising edge of $\overline{\text { PROG }}$, the slaves automatically perform a verification of the address just programmed. The result of this verification is then output on PVER (Program Verify) and $\widehat{\text { PDO }}$ (Program Duration Overflowed). Therefore, verification information is available for programming systems that cannot use the Data Verify command.

If PVER and $\overline{\text { PDO }}$ of all slaves are 1 s after $\overline{\text { PROG }}$ rises then the data program was successful everywhere. If any slave's PVER is a 0 , then the data programmed did not verify correctly in that device. If any slave's $\overline{\text { PDO }}$ is a 0 , then the programming pulse in those devices was terminated by an internal safety feature rather than the rising edge of $\overline{\mathrm{PROG}}$. The safety feature prevents overprogramming in the slave mode. Figure 37 shows the relationship of PALE, $\overline{\text { PROG }}$, PVER and $\overline{\text { PDO }}$ to the Command/Data Path on Ports 3 and 4 for the Data Program Command.


Figure 37. Data Program Signals in Slave Programming Mode


Figure 38. Data Verify Command Signals

DATA VERIFY COMMAND-When the Data Verify Command is sent, the slaves indicate correct or incorrect verification of the previous Data Program by driving one bit of Ports 3 and 4. A 1 indicates correct verification, while a 0 indicates incorrect verification. The SID (Slave ID Number) of each slave determines which bit of Ports 3 and 4 is driven. $\overline{\text { PROG }}$ from the programmer governs when the slaves drive the bus. Figure 38 shows the relationship of Ports 3 and 4 to PALE and $\stackrel{\text { PROG. }}{ }$

The data verify command is always preceded by a Data Program Command in a programming system with as many as 16 slaves. However, a Data Verify Command does not have to follow every Data Program Command.

WORD DUMP COMMAND-When the Word Dump Command is issued, the 879 X being programmed adds 2000 H to the address field of the command and places the value found at the new address on Ports 3 and 4 . For example, when the slave receives the command $\# 0100 \mathrm{H}$, it will place the word found at location 2100 H on Ports 3 and 4. PROG from the programmer governs when the slave drives the bus. The signals are the same as shown in Figure 22.

Note that this command only works when a single slave is attached to the bus, and that there is no restriction on commands that precede or follow a Word Dump Command.

### 10.5.2 GANG PROGRAMMING WITH THE SLAVE PROGRAMMING MODE

Gang programming of 879 Xs can be done using the Slave Programming Mode. There is no 879 X based limit on the number of chips that may be hooked to the same Port $3 /$ Port 4 data path for gang programming.

If more than 16 chips are being gang programmed, the PVER and PDO outputs of each chip can be used for verification. The master programmer can issue a data program command and then either watch every chip's error signals, or AND all the signals together to get a system PVER and PDO.

If 16 or fewer 879 Xs are to be gang programmed at once, a more flexible form of verification is available by
giving each chip being programmed a unique SID. The master programmer can then issue a data verify command after the data program command. When a verify command is seen by the slaves, each will drive one pin of Port 3 or 4 with a 1 if the programming verified correctly or a 0 if programming failed. The SID of each slave determines which Port 3, 4 bit it is assigned. An 879X in the Auto Programming Mode could be the master programmer if 15 or fewer slaves need to be programmed (see Gang Programming with the Auto Programming Mode).

### 10.5.3 SLAVE PROGRAMMING MODE AND THE CCB/PCCB

Devices in the Slave Programmng Mode use Ports 3 and 4 as the command/data path. The data bus is not used. Therefore, you do not need to program either the CCB or the PCCB before starting slave programming.

You can program the CCB during slave mode programming like any other location. Data programmed into the CCB takes effect upon reset. If you enable either the READ or WRITE lock bits in the CCB and do not reset the device, slave programming will continue. If you enable either the READ or WRITE lock bits and do reset the device, the device will no longer program or verify. You should program the READ and WRITE lock bits using slave programming when the array is fully programmed and verified.

### 10.6 Run-Time Programming

Using Run-Time programming, the 879 X can program itself under software control. One byte or word can be programmed instead of the whole array. The only additional requirements are that you apply a programming voltage to $\mathrm{V}_{\mathrm{PP}}$ and have the ambient temperature at $25^{\circ} \mathrm{C}$. Run-time programming is done with $\overline{\mathrm{EA}}$ at a TTL high (internal memory enabled).

To run-time program the user writes a byte or word to the location to be programmed. The 879X will continually program that location until another data read or data write to the EPROM occurs. The user must control the duration of the programming pulse by implementing the Modified Quick-Pulse Programming Algorithm (see Section 10.8) in software.

Figure 39 is an example of code for programming an EPROM location while the device is executing internally. Upon entering the PROGRAM routine, the device retrieves the address and data from the STACK. A software timer is set to expire after one programming pulse. The 879 X starts programming a location by writing to it. The device then goes into a "Jump to Self" loop while the location is programmed. ("Jump to Self" is a two byte instruction which can be CALL'ed from address 201 AH .) When the software timer interrupt occurs, the device escapes from the "Jump to Self" loop, ending the programming pulse. The minimum interrupt service routine would remove the 201 AH return address from the STACK and return.

Once you start programming a location, you should not perform any program fetches or pre-fetches from the EPROM. The fetches will be done but programming will stop. Using the "Jump to Self" prevents this from happening because address 201AH is not part of the

EPROM. If the program is executing from external memory no program fetches or pre-fetches will occur from internal memory.

### 10.6.1 RUN-TIME PROGRAMMING AND THE ССВ/PCCB

For run-time programming, the CCR is loaded with the CCB. Run-time programming is done with $\overline{\mathrm{EA}}$ equal to a TTL-high (internal execution) so the internal CCB must correspond to the memory system of the application setup. You can use Auto Configuration Byte Programming or a generic programmer to program the CCB before using run-time programming.

The CCB can also be programmed during Run-Time Programming like any other EPROM location.

```
PROGRAM :
    POP temp ;take parameters from the
POP address_temp
    POP data_temp
PUSH temp
PUSHF
LDB int_mask , #enable_swt_only
LDB HSO_COMMAND , #SWIO_OVf
ADD HSO_TIME,TIMERI, #program_pulse
EI
ST data-temp, [address_temp]
CALL 2OLAH
;Save current status
;enable only swt interrups
    STACK
;load swt command to interrupt
;when program pulse time
;has elapsed
;"Jump to Selen until
;the program pulse time
;has expired
POPF
RET
SWT_ISR:
```

```
swt0_expired:
```

swt0_expired:
POP 0
RET
-••

```

Figure 39. Programming the EPROM from Internal Memory Execution

Data programmed into the CCB takes effect upon reset. If the WRITE lock bit of the CCB is enabled the array can no longer be programmed. You should only program the WRITE lock bit when no further programming will be done to the array. If the READ lock bit is enabled the array can still be programmed using runtime programming but data accesses will only be performed when the program counter is between 2000 H and 3 FFFH on the 879 XBH and the 8798 and between 2000 H and 5 FFFH on the 879 XJF .

\subsection*{10.7 ROM/EPROM Program Lock}

Protection mechanisms have been provided on the ROM and EPROM versions of the 8X9X to inhibit unauthorized accesses of internal program memory. However, there must always be a way to allow authorized program memory dumps for testing purposes. The following describes 8 X 9 X lock features and the mode provided for authorized memory dumps.

\subsection*{10.7.1 LOCK FEATURES}

Write protection is provided for EPROM devices while READ protection is provided for both ROM and EPROM devices.

Write protection is enabled by causing the LOC0 bit in the CCR to take the value 0 . When WRITE protection is selected, the bus controller will cycle through the write sequence, but will not actually drive data to the EPROM and will not enable VPP to the EPROM. This protects the entire EPROM (locations \(2000 \mathrm{H}-3 \mathrm{FFFH}\)
on the 879 XBH and the 8798 and locations \(2000 \mathrm{H}-\) 5 FFFH on the 879 XJF ) from inadvertant or unauthorized programming. It also prevents writes to the EPROM from upsetting program execution. If write protection is not enabled, a data write to an internal EPROM location will begin programming that location, and continue programming the location until a data access of the internal EPROM is executed. While programming, instruction fetches from internal EPROM will not be successful and programming will stop.

READ protection is selected by causing the LOC1 bit in the CCR to take the value 0 . When READ protection is enabled, the bus controller will only perform a data read from the address range \(2020 \mathrm{H}-3 \mathrm{FFFH}\) if the slave program counter is in the range \(2000 \mathrm{H}-3 \mathrm{FFFH}\) on the 879 XBH and the 8798 . The bus controller will only perform a data read from the address range \(2020 \mathrm{H}-5 \mathrm{FFFH}\) if the slave program counter is in the range \(\mathbf{2 0 0 0 H}-5 F F A H\) on 879 XJF . Note that since the slave PC can be many bytes ahead of the CPU program counter, an instruction that is located after address 3 FFAH may not be allowed to access protected memory, even though the instruction is itself protected.

If the bus controller receives a request to perform a READ of protected memory, the READ sequence occurs with indeterminant data being returned to the CPU.

Figure 41 shows the effects of enabling the READ and WRITE lock bits.
\begin{tabular}{|c|c|c|c|l|}
\hline \begin{tabular}{c} 
CCB. \\
RD \\
Lock
\end{tabular} & \begin{tabular}{c} 
CCB.0 \\
WR \\
Lock
\end{tabular} & \begin{tabular}{c} 
PCCB. \\
RD \\
Lock
\end{tabular} & \begin{tabular}{c} 
PCCB. \\
WR \\
Lock
\end{tabular} & \multicolumn{1}{c|}{ Protection } \\
\hline 1 & 1 & 1 & 1 & \begin{tabular}{l} 
Array is unprotected. ROM Dump Mode and all programming modes \\
are allowed.
\end{tabular} \\
\hline 0 & 1 & 1 & 1 & \begin{tabular}{l} 
Array is read protected. Run-time programming and ROM Dump Mode \\
(with security key verification) are allowed. Auto, slave, and auto PCCB \\
programming are not allowed.
\end{tabular} \\
\hline 0 & 1 & 0 & 1 & Same as above. \\
\hline 1 & 0 & 1 & 1 & \begin{tabular}{l} 
Array is write protected. ROM dump mode (with security key \\
verification) is allowed. Auto, slave, auto PCCB, and run-time \\
programming are not allowed.
\end{tabular} \\
\hline 1 & 0 & 1 & 0 & Same as above. \\
\hline 0 & 0 & 1 & 1 & \begin{tabular}{l} 
Array is read and write protected. ROM dump mode (with security key \\
verification) is allowed. Auto, slave, auto PCCB, and run-time \\
programming are not allowed.
\end{tabular} \\
\hline 0 & 0 & 0 & 0 & \begin{tabular}{l} 
Same as above. \\
\hline
\end{tabular} \\
\hline
\end{tabular}

Figure 41

Other enhancements were also made to the 8 X 9 X for program protection. For example, the value of \(\overline{\mathrm{EA}}\) is latched on reset so that the device cannot be switched from external to internal execution mode at run-time. In addition, if READ protection is selected, an NMI event will cause the device to switch to external only execution mode. Internal execution can only resume by resetting the chip.

\subsection*{10.7.2 ROM DUMP MODE}

You can use the security key and ROM dump mode to dump the internal ROM/EPROM for testing purposes.

The security key is a 16 -byte number. The internal ROM/EPROM must contain the security key at locations \(2020 \mathrm{H}-202 \mathrm{FH}\). The user must place the same security key at external address \(4020 \mathrm{H}-402 \mathrm{FH}\). Before doing ROM dump, the device checks that the keys match.

The ROM dump mode is entered by following the power-up sequence described in Section 10.1 with PMODE \(=06 \mathrm{H}\). The device first verifies the security keys. If the security keys do not match, the device puts itself into an endless loop of internal execution. If the keys match, the device dumps data to external locations \(4000 \mathrm{H}-5 \mathrm{FFFH}\) and \(9000 \mathrm{H}-91 \mathrm{FFH}\) on the 879 XBH and the 8798 and to external locations \(4000 \mathrm{H}-7 \mathrm{FFFH}\) and \(9000 \mathrm{H}-937 \mathrm{FH}\) on the 879 XJF . The data starting at location 9000 H will be indeterminate. The data starting at location 4000 H will contain the internal ROM/EPROM, beginning with internal address 2000H.

\subsection*{10.8 Modified Quick-Pulse Programming \({ }^{\text {TM }}\) Algorithm}

The Modified Quick-Pulse Programming Algorithm calls for each EPROM location to receive 25 separate \(100 \mu \mathrm{~s}( \pm 5 \mu \mathrm{~s})\) program cycles. Verification of correct programming is done after the 25 pulses. If the location verifies correctly, the next location is programmed. If the location fails to verify, the location has failed.

Once all locations are programmed and verified, the entire EPROM is again verified.

Programming of 879 X devices is done with \(\mathrm{V}_{\mathrm{PP}}=\) \(12.75 \mathrm{~V} \pm 0.25 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}\).

\subsection*{10.9 Signature Word}

The 8 X 9 X contains a signature word at location 2070 H . The word can be accessed in the slave mode by executing a word dump command (see Table 2).

Table 2. \(8 \times 9 \times B H\) Signature Words
\begin{tabular}{|l|l|}
\hline Device & Signature Word \\
\hline 879XBH & 896FH \\
839XBH & 896 EH \\
809XBH & Undefined \\
879XJF & 896 BH \\
839XJF & 896 AH \\
809XJF & Undefined \\
\hline
\end{tabular}

\subsection*{10.10 Erasing the EPROM}

Initially, and after each erasure, all bits of the 879X are in the " 1 " state. Data is introduced by selectively programming " 0 s" into the desired bit locations. Although only "Os" will be programmed, both " \(1 s\) " and " \(0 s\) " can be present in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.

Erasing begins upon exposure to light with wavelengths shorter than approximately 4000 Angstroms ( \(\AA\) ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the \(3000-4000 \AA\) range. Constant exposure to room level fluorescent lighting could erase the typical 879 X in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 879 X is to be exposed to light for extended periods of time, opaque labels must be placed over the EPROM's window to prevent unintentional erasure.

The recommended erasure procedure for the 879 X is exposure to shortwave ultraviolet light which has a wavelength of \(2537 \AA\). The integrated dose (i.e., UV intensity \(\times\) exposure time) for erasure should be a minimum of \(15 \mathrm{Wsec} / \mathrm{cm}^{2}\). The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a \(12000 \mu \mathrm{~W} / \mathrm{cm}^{2}\) power rating. The 879 X should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose an 879 X can be exposed to without damage is \(7258 \mathrm{Wsec} / \mathrm{cm}^{2}\) ( 1 week @ \(12000 \mu \mathrm{~W} / \mathrm{cm}^{2}\) ). Exposure of the 879X to high intensity UV light for long periods may cause permanent damage.

\subsection*{11.0 QUICK REFERENCE}

\subsection*{11.1 Pin Description}

On the 48 -pin devices the following pins are not bonded out: Port1, Port0 (Analog In) bits 0-3, T2CLK (P2.3), T2RST (P2.4), P2.6, P2.7, CLKOUT, INST, NMI, BUSWIDTH. S-DIP packages do not have INST, CLKOUT, BUSWIDTH or NMI.

8X9X HARDWARE DESIGN INFORMATION

PIN DESCRIPTIONS
\begin{tabular}{|c|c|}
\hline Symbol & Name and Function \\
\hline \(V_{C C}\) & Main supply voltage (5V). \\
\hline \(V_{S S}\) & Digital circuit ground ( \(0 V\) ). Two pins. \\
\hline \(V_{P D}\) & RAM standby supply voltage ( 5 V ). This voltage must be present during normal operation. In a Power Down condition (i.e. VCC drops to zero), if RESET is activated before VCC drops below spec and VPD continues to be held within spec., the top 16 bytes in the Register File will retain their contents. RESET must be held low during the Power Down and should not be brought high until \(\mathrm{V}_{\mathrm{CC}}\) is within spec and the oscillator has stabilized. See Section 2.3. \\
\hline \(V_{\text {REF }}\) & Reference voltage for the \(A / D\) converter ( 5 V ). \(\mathrm{V}_{\text {REF }}\) is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0 . See Section 8. \\
\hline ANGND & Reference ground for the A/D converter. Should be held at nominally the same potential as \(V_{\text {SS. }}\) See Section 8. \\
\hline \(V_{\text {PP }}\) & \begin{tabular}{l}
Programming voltage for the EPROM devices. It should be +12.75 V when programming and will float to 5 V otherwise. The pin should not be above \(\mathrm{V}_{C C}\) on ROM or CPU devices. \\
This pin must float in the application circuit on EPROM devices.
\end{tabular} \\
\hline XTAL1 & Input of the oscillator inverter and of the internal clock generator. See Section 1.5. \\
\hline XTAL2 & Output of the oscillator inverter. See Section 1.5. \\
\hline CLKOUT & Output of the internal clock generator. The frequency of CLKOUT is \(1 / 3\) the oscillator frequency. It has a 33\% duty cycle. See Section 1.5 \\
\hline \(\overline{\text { RESET }}\) & Reset input to the chip. Input low for at least 10XTAL1 cycles to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10 -statetime sequence in which the PSW is cleared, a byte read from 2018 H loads CCR, and a jump to location 2080 H is executed. Input high for normal operation. RESET has an internal pullup. See Section 13. \\
\hline BUSWIDTH & Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1 , a 16 -bit bus cycle occurs. If BUSWIDTH is a 0 an 8 -bit cycle occurs. If CCR bit 1 is a 0 , the bus is always an 8 -bit bus. If this pin is left unconnected, it will rise to \(V_{\mathrm{Cc}}\). See Section 2.7. \\
\hline NMI & A positive transition causes a vector to external memory location 0000H. External memory from 00 H through OFFH is reserved for Intel development systems. \\
\hline INST & Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. \\
\hline \(\overline{E A}\) & Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000 H through 3FFFH to be directed to on-chip ROM/EPROM. EA equal to a TTL-low causes accesses to these locations to be directed to off-chip memory. \(E A=+12.5 \mathrm{~V}\) causes execution to begin in the Programming mode on EPROM devices. EA has an internal pulldown, so it goes to 0 unless driven otherwise. \\
\hline ALE/ \(\overline{A D V}\) & Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is \(\overline{A D V}\), it goes inactive high at the end of the bus cycle. \(\overline{A D V}\) can be used as a chip select for external memory. ALE/ \(\overline{A D V}\) is activated only during external memory accesses. See Section 2.7. \\
\hline \(\overline{\mathrm{RD}}\) & Read signal output to external memory. \(\overline{\mathrm{RD}}\) is activated only during external memory reads. \\
\hline
\end{tabular}

\section*{PIN DESCRIPTIONS (Continued)}
\begin{tabular}{|c|c|}
\hline Symbol & Name and Function \\
\hline \(\overline{\text { WR/ } / \overline{W R L}}\) & Write and Write Low output to external memory, as selected by the CCR. \(\overline{\text { WR }}\) will go low for every external write, while WRL will go low only for external writes where an even byte is being written. \(\overline{\mathrm{WR}} / \overline{\mathrm{WRL}}\) is activated only during external memory writes. See Section 2.7. \\
\hline \(\overline{\text { BHE } / \overline{W R H}}\) & Bus High Enable or Write High output to external memory, as selected by the CCR. \(\overline{\text { BHE }}=\) 0 selects the bank of memory that is connected to the high byte of the data bus. \(A 0=0\) selects the bank of memory that is connected to the low byte of the data bus. Thus accesses to a 16 -bit wide memory can be to the low byte only ( \(\mathrm{AO}=0, \overline{\mathrm{BHE}}=1\) ), to the high byte only \((A O=1, B H E \#=0)\), or both bytes \((A O=0, \overline{B H E}=0)\). If the \(\bar{W}\) ) is selected, the pin will go low if the bus cycle is writing to an odd memory location. See Section 2.7. \\
\hline READY & Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the Memory Controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. The bus cycle can be lengthened by up to \(1 \mu \mathrm{~s}\). When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR. READY has a weak internal pullup, so it goes to 1 unless externally pulled low. See Section 2.7. \\
\hline HSI & Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2, and HSI.3. Two of them (HSI. 2 and HSI.3) are shared with the HSO Unit. The HSI pins are also used as inputs by EPROM devices in Programming mode. See Section 6. \\
\hline HSO & Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4, and HSO.5. Two of them (HSO. 4 and HSO.5) are shared with the HSI Unit. See Section 7. \\
\hline Port 0 & 8 -bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins are also a mode input to EPROM devices in the Programming mode. See Section 10. \\
\hline Port 1 & 8 -bit quasi-bidirectional I/O port. See Section 10. \\
\hline Port 2 & 8-bit multi-functional port. Six of its pins are shared with other functions in the 8X9X, the remaining 2 are quasi-bidirectional. These pins are also used to input and output control signals on EPROM devices in Programming Mode. See Section 10. \\
\hline Ports 3 and 4 & 8 -bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. Ports 3 and 4 are also used as a command, address and data path by EPROM devices operating in the programming mode. See Sections 2.7 and 10. \\
\hline
\end{tabular}

\subsection*{11.2 Pin List}

The following is a list of pins in alphabetical order. Where a pin has two names it has been listed under both names, except for the system bus pins, AD0AD15, which are listed under Port 3 and Port 4.
\begin{tabular}{|c|c|c|c|c|}
\hline Name & \[
\begin{aligned}
& \text { 68-Pin } \\
& \text { PLCC }
\end{aligned}
\] & \[
\begin{gathered}
\text { 68-Pin } \\
\text { PGA }
\end{gathered}
\] & 48-Pin DIP & \[
\begin{gathered}
\text { 64-Pin } \\
\text { SDIP }
\end{gathered}
\] \\
\hline ACH0/P0.0 & 6 & 4 & - & 4 \\
\hline ACH1/P0. 1 & 5 & 5 & - & 3 \\
\hline ACH2/P0. 2 & 7 & 3 & - & 5 \\
\hline ACH3/P0. 3 & 4 & 6 & - & 2 \\
\hline ACH4/P0.4/MOD. 0 & 11 & 67 & 43 & 9 \\
\hline ACH5/P0.5/MOD. 1 & 10 & 68 & 42 & 8 \\
\hline ACH6/P0.6/MOD. 2 & 8 & 2 & 40 & 6 \\
\hline ACH7/P0.7/MOD. 3 & 9 & 1 & 41 & 7 \\
\hline ALE/ \(\overline{A D V}\) & 62 & 16 & 34 & 60 \\
\hline ANGND & 12 & 66 & 44 & 10 \\
\hline BHE/ \(\overline{\text { WRH }}\) & 41 & 37 & 15 & 39 \\
\hline BUSWIDTH & 64 & 14 & - & \\
\hline CLKOUT & 65 & 13 & - & - \\
\hline EA & 2 & 8 & 39 & 1 \\
\hline EXTINT/P2.2/PROG & 15 & 63 & 47 & 13 \\
\hline HSI. 0 & 24 & 54 & & 22 \\
\hline HSI. 1 & 25 & 53 & 4 & 23 \\
\hline HSI.2/HSO. 4 & 26 & 52 & 5 & 24 \\
\hline HSI.3/HSO. 5 & 27 & 51 & 6 & 25 \\
\hline HSO.O & 28 & 50 & 7 & 26 \\
\hline HSO. 1 & 29 & 49 & 8 & 27 \\
\hline HSO. 2 & 34 & 44 & 9 & 32 \\
\hline HSO. 3 & 35 & 43 & 10 & 33 \\
\hline HSO.4/HSI. 2 & 26 & 52 & 5 & 24 \\
\hline HSO.5/HSI. 3 & 27 & 51 & 6 & 25 \\
\hline INST & 63 & 15 & - & - \\
\hline NMI & 3 & 7 & - & - \\
\hline PWM/P2.5/PDO & 39 & 39 & 13 & 37 \\
\hline PALE/P2.1/RXD & 17 & 61 & 1 & 15 \\
\hline PROG/P2.2/EXTNT & 15 & 63 & 47 & 13 \\
\hline PVER/P2.0/TXD & 18 & 60 & 2 & 16 \\
\hline PO.O/ACHO & 6 & 4 & - & 4 \\
\hline P0.1/ACH1 & 5 & 5 & - & 3 \\
\hline P0.2/ACH2 & 7 & 3 & - & 5 \\
\hline P0.3/ACH3 & 4 & 6 & - & 2 \\
\hline P0.4/ACH4/MOD. 0 & 11 & 67 & 43 & 9 \\
\hline P0.5/ACH5/MOD. 1 & 10 & 68 & 42 & 8 \\
\hline P0.6/ACH6/MOD. 2 & 8 & 2 & 40 & 6 \\
\hline P0.7/ACH7/MOD. 3 & 9 & 1 & 41 & 7 \\
\hline P1.0 & 19 & 59 & - & 17 \\
\hline P1.1 & 20 & 58 & - & 18 \\
\hline P1.2 & 21 & 57 & - & 19 \\
\hline P1.3 & 22 & 56 & - & 20 \\
\hline P1.4 & 23 & 55 & - & 21 \\
\hline P1.5 & 30 & 48 & - & 28 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Name & \[
\begin{aligned}
& \text { 68-Pin } \\
& \text { PLCC }
\end{aligned}
\] & \[
\begin{gathered}
\text { 68-Pin } \\
\text { PGA }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { 48-Pin } \\
\text { DIP } \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { 64-Pin } \\
\text { SDIP }
\end{gathered}
\] \\
\hline P1.6 & 31 & 47 & - & 29 \\
\hline P1.7 & 32 & 46 & - & 30 \\
\hline P2.0/TXD/PVER & 18 & 60 & 2 & 16 \\
\hline P2.1/RXD/PALE & 17 & 61 & 1 & 15 \\
\hline P2.2/EXTINT & 15 & 63 & 47 & 13 \\
\hline P2.3/T2CLK & 44 & 34 & - & 42 \\
\hline P2.4/T2RST & 42 & 36 & - & 40 \\
\hline P2.5/PWM/ \(\overline{\text { PDO }}\) & 39 & 39 & 13 & 37 \\
\hline P2.6 & 33 & 45 & - & 31 \\
\hline P2.7 & 38 & 40 & - & 36 \\
\hline P3.0/ADO PVAL & 60 & 18 & 32 & 58 \\
\hline P3.1/AD1 PVAL & 59 & 19 & 31 & 57 \\
\hline P3.2/AD2 PVAL & 58 & 20 & 30 & 56 \\
\hline P3.3/AD3 PVAL & 57 & 21 & 29 & 55 \\
\hline P3.4/AD4 PVAL & 56 & 22 & 28 & 54 \\
\hline P3.5/AD5 PVAL & 55 & 23 & 27 & 53 \\
\hline P3.6/AD6 PVAL & 54 & 24 & 26 & 52 \\
\hline P3.7/AD7 PVAL & 53 & 25 & 25 & 51 \\
\hline P4.0/AD8 PVAL & 52 & 26 & 24 & 50 \\
\hline P4.1/AD9 PVAL & 51 & 27 & 23 & 49 \\
\hline P4.2/AD10 PVAL & 50 & 28 & 22 & 48 \\
\hline P4.3/AD11 PVAL & 49 & 29 & 21 & 47 \\
\hline P4.4/AD12 PVAL & 48 & 30 & 20 & 46 \\
\hline P4.5/AD13 PVAL & 47 & 31 & 19 & 45 \\
\hline P4.6/AD14 PVAL & 46 & 32 & 18 & 44 \\
\hline P4.7/AD15 PVAL & 45 & 33 & 17 & 43 \\
\hline RD & 61 & 17 & 33 & 59 \\
\hline READY & 43 & 35 & 16 & 41 \\
\hline RESET & 16 & 62 & 48 & 14 \\
\hline RXD/P2.1 & 17 & 61 & 1 & 15 \\
\hline SALE/PVER/P2.0 & 18 & 60 & 2 & 16 \\
\hline SPROG/PDO/P2.5 & 39 & 39 & 13 & 37 \\
\hline TXD/P2.0/SALE & 18 & 60 & & 16 \\
\hline T2CLK/P2.3 & 44 & 34 & - & 42 \\
\hline T2RST/P2.4 & 42 & 36 & - & 40 \\
\hline \(V_{\text {PP }}\) & 37 & 41 & 12 & 35 \\
\hline \(V \mathrm{Vcc}\) & 1 & 9 & 38 & 64 \\
\hline \(V_{P D}\) & 14 & 64 & 46 & 12 \\
\hline Vref & 13 & 65 & 45 & 11 \\
\hline \(V_{\text {Ss }}\) & 68 & 10 & 11 & 34 \\
\hline \(V_{\text {SS }}\) & 36 & 42 & 37 & 63 \\
\hline WR/WRL & 40 & 38 & 14 & 38 \\
\hline \(\overline{\text { WRH/BHE }}\) & 41 & 37 & 15 & 39 \\
\hline XTAL1 & 67 & 11 & 36 & 62 \\
\hline XTAL2 & 66 & 12 & 35 & 61 \\
\hline
\end{tabular}

The following pins are not bonded out in the 48 -pin package:

P1.0 through P1.7, P0.0 through P0.3, P2.3, P2.4, P2.6, P2.7 CLKOUT, INST, NMI, TEST, T2CLK (P2.3), T2RST (P2.4).

\subsection*{11.3 Packaging}

The MCS- 96 products are available in 48 -pin, 64 -pin and 68 -pin packages, with and without \(\mathrm{A} / \mathrm{D}\), and with and without on-chip ROM or EPROM. The MCS-96 numbering system shown below this section shows the pinouts for the 48 -and 68 -pin packages. The 48 -pin version is offered in a Dual-In-Line package while the 68 -pin versions come in a Plastic Leaded Chip Carrier (PLCC), a Pin Grid Array (PGA) or a Type "B" Leadiess Chip Carrier.

The MCS©-96 Family Nomenclature
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{4}{*}{ANALOG} & \multicolumn{3}{|c|}{\multirow[t]{2}{*}{Factory Masked ROM}} & \multicolumn{3}{|c|}{\multirow{2}{*}{CPU}} & \multicolumn{6}{|c|}{User Programmable} \\
\hline & & & & & & & \multicolumn{3}{|c|}{EPROM} & \multicolumn{3}{|c|}{OTP} \\
\hline & 68-Pin & 64-Pin & 48-Pin & 68-Pin & 64-Pin & 48-Pin & 68-Pin & 64-Pin & 48-Pin & 68-Pin & 64-Pin & 48-Pin \\
\hline & \[
\left|\begin{array}{c}
8397 \mathrm{BH} \\
8397 \mathrm{JF}
\end{array}\right|
\] & \[
\begin{aligned}
& 8397 \mathrm{BH} \\
& 8397 \mathrm{JF}
\end{aligned}
\] & \[
\begin{gathered}
8395 B H \\
8398
\end{gathered}
\] & \[
\begin{aligned}
& 8097 \mathrm{BH} \\
& 8097 \mathrm{JF}
\end{aligned}
\] & \[
\left.\begin{array}{|c|}
8097 \mathrm{BH} \\
8097 \mathrm{JF}
\end{array} \right\rvert\,
\] & \[
\left|\begin{array}{c}
8095 \mathrm{BH} \\
8098
\end{array}\right|
\] & 8797BH & & \[
\begin{gathered}
8795 \mathrm{BH} \\
8798 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 8797 \mathrm{BH} \\
& 8797 \mathrm{JF}
\end{aligned}
\] & \[
\left|\begin{array}{l}
8797 \mathrm{JF} \\
8797 \mathrm{BH}
\end{array}\right|
\] & 8798 \\
\hline NO ANALOG & 8396BH & & & 8X9X & & & & & & & & \\
\hline
\end{tabular}

Transistor Count
\begin{tabular}{|c|c|}
\hline Device Type & \#MOS Gates \\
\hline \(839 \times B H / 879 \times B H\) & 120,000 \\
\hline \(809 \times B H\) & 50,000 \\
\hline \(839 \times J F / 879 \times J F\) & 203,00 \\
\hline \(809 \times J F\) & 72,000 \\
\hline
\end{tabular}

\section*{MTBF Calculations*}
\begin{tabular}{|c|c|}
\hline \(8 \times 9 \mathrm{XBH}\) & \(3.8 \times 10^{7}\) Device Hours @ \(55^{\circ} \mathrm{C}\) \\
\hline \(8 \times 9 \times B H\) & \(1.7 \times 10^{7}\) Device Hours @ \(70^{\circ} \mathrm{C}\) \\
\hline \(8 \times 9 \mathrm{XJF}\) & \(5.2 \times 10^{6}\) Device Hours @ \(55^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
"MTBF data was obtained through calculations based upon the actual average junction temperatures under stress at \(55^{\circ} \mathrm{C}\) and \(70^{\circ} \mathrm{C}\) ambient.

Thermal Characteristics (same for 8X9XBH, 8X9XJF and 8X98)
\begin{tabular}{|l|c|c|}
\hline Package Type & \(\theta \mathrm{Ja}\) & \(\theta\) Jc \\
\hline PGA & \(35^{\circ} \mathrm{C} / \mathrm{W}\) & \(10^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline PLCC & \(37^{\circ} \mathrm{C} / \mathrm{W}\) & \(13^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline LCC & \(28^{\circ} \mathrm{C} / \mathrm{W}\) & - \\
\hline Plastic DIP & \(38^{\circ} \mathrm{C} / \mathrm{W}\) & \(19^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Ceramic DIP & \(26^{\circ} \mathrm{C} / \mathrm{W}\) & \(6.5^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\subsection*{11.4 Package Diagrams}


48-Pin Package


68-Pin Package (Pin Grid Array - Top View)


68-Pin Package (PLCC - Top View)


68-Pin Package (LCC - Top View)


Shrink-DIP Package

\subsection*{11.5 Memory Map}
\begin{tabular}{|c|c|c|c|c|}
\hline OFFH & \multicolumn{2}{|c|}{POWER-DOWN
RAM} & \multirow[t]{3}{*}{\[
\begin{aligned}
& 255 \\
& 240 \\
& 239 \\
& 26
\end{aligned}
\]} & \\
\hline OEFH & \multicolumn{2}{|c|}{INTERNAL register file (RAM)} & & FFFFH \\
\hline 1AH & & & & \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& 19 \mathrm{H} \\
& 18 \mathrm{H}
\end{aligned}
\]} & \multirow[t]{2}{*}{STACK POINTER} & \multirow{2}{*}{STACK POINTER} & \multirow[t]{2}{*}{\[
\begin{aligned}
& 25 \\
& 24
\end{aligned}
\]} & 6000H \\
\hline & & & & SFFFH \\
\hline 17H & & PWM_CONTROL & 23 & \\
\hline & los 1 & 10C1 & 22 & \\
\hline 15H & IOSO & 1060 & 21 & 4000H \\
\hline 14H & & & 20 & H \\
\hline 13 H & RESERVED & RESERVED & 19 & \\
\hline 12H & & & 18 & \\
\hline 11H & SP_STAT & SP_CON & 17 & 2080H \\
\hline 10H & to PORT 2 & 10 PORT 2 & 16 & 2030H-207FH \\
\hline OFH & 10 PORT 1 & IO PORT 1 & 15 & 2020H-202FH \\
\hline OEH & 10 PORT O & BAUD_RATE & \multirow[b]{2}{*}{14
13} & \(201 \mathrm{CH}-201 \mathrm{FH}\) \\
\hline ODH & TIMER2 (HI) & & & 201AH - 2018H \\
\hline OCH & TIMER2 (LO) & \multirow[t]{2}{*}{RESERVED} & 12 & 2019H \\
\hline OBH & TIMER1 (HI) & & 11 & 2018H \\
\hline OAH & TIMER1 (LO) & WATCHDOG & 10 & 2012H-2017 H \\
\hline О9Н & INT_PENDING & INT_PENDING & 9 & \\
\hline 08H & INT_MASK & INT_MASK & 8 & \\
\hline 07H & SBUF (RX) & SBUF (TX) & 7 & 2000 H \\
\hline 06H & HSI_STATUS & HSO_COMMAND & 6 & 1FFFH \\
\hline 05H & HSL_TIME (HI) & HSO_TIME (HI) & 5 & 1FFEH \\
\hline 04H & HSI_TIME (LO) & HSO_TIME (LO) & 4 & \\
\hline 03H & AD_RESULT (HI) & HSI_MODE & 3 & \\
\hline 02H & AD_RESULT (LO) & AD_COMMAND & 2 & \\
\hline 01H & RO ( HI ) & \(\mathrm{RO}(\mathrm{HI})\) & 1 & \\
\hline OOH & R0 (LO) & RO (LO) & 0 & O000H \\
\hline \multirow[t]{2}{*}{} & (WHEN READ) & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{(WHEN WRITTEN)}} & \\
\hline & & & & 270246-49 \\
\hline
\end{tabular}

\subsection*{11.6 Instruction Summary}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[t]{2}{*}{Operation (Note 1)} & \multicolumn{6}{|c|}{Flags} & \multirow[t]{2}{*}{Notes} \\
\hline & & & Z & N & C & V & VT & ST & \\
\hline ADD/ADDB & 2 & \(D \leftarrow D+A\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\uparrow\) & - & \\
\hline ADD/ADDB & 3 & \(D \leftarrow B+A\) & \(\sim\) & \(\nu\) & \(\sim\) & \(\checkmark\) & \(\uparrow\) & - & \\
\hline ADDC/ADDCB & 2 & \(D \leftarrow D+A+C\) & \(\downarrow\) & \(\checkmark\) & V & \(\checkmark\) & \(\uparrow\) & - & \\
\hline SUB/SUBB & 2 & \(D \leftarrow D-A\) & \(\sim\) & \(\sim\) & \(\sim\) & \(\sim\) & \(\uparrow\) & - & \\
\hline SUB/SUBB & 3 & \(D \leftarrow B-A\) & \(\sim\) & \(\checkmark\) & \(\nu\) & \(\nu\) & \(\uparrow\) & - & \\
\hline SUBC/SUBCB & 2 & \(D \leftarrow D-A+C-1\) & \(\downarrow\) & \(\nu\) & \(\nu\) & \(\nu\) & \(\uparrow\) & - & \\
\hline CMP/CMPB & 2 & \(D-A\) & \(\checkmark\) & \(\checkmark\) & - & \(\cdots\) & \(\uparrow\) & - & \\
\hline MUL/MULU & 2 & \(D, D+2 \leftarrow D^{*} A\) & - & - & - & - & - & ? & 2 \\
\hline MUL/MULU & 3 & \(D, D+2 \leftarrow B^{*} A\) & - & - & - & - & - & ? & 2 \\
\hline MULB/MULUB & 2 & \(D, D+1 \leftarrow D^{*} A\) & - & - & - & - & - & ? & 3 \\
\hline MULB/MULUB & 3 & \(D, D+1 \leftarrow B^{*} A\) & - & - & - & - & - & ? & 3 \\
\hline DIVU & 2 & \(D \leftarrow(\mathrm{D}, \mathrm{D}+2) / \mathrm{A}, \mathrm{D}+2 \leftarrow\) remainder & - & - & - & \(\nu\) & \(\uparrow\) & - & 2 \\
\hline DIVUB & 2 & \(\mathrm{D} \leftarrow(\mathrm{D}, \mathrm{D}+1) / \mathrm{A}, \mathrm{D}+1 \leftarrow\) remainder & - & - & - & 上 & \(\uparrow\) & - & 3 \\
\hline DIV & 2 & \(D \leftarrow(\mathrm{D}, \mathrm{D}+2) / \mathrm{A}, \mathrm{D}+2 \leftarrow\) remainder & - & - & - & ? & \(\uparrow\) & - & \\
\hline DIVB & 2 & \(D \leftarrow(D, D+1) / A, D+1 \leftarrow\) remainder & - & - & - & ? & \(\uparrow\) & - & \\
\hline AND/ANDB & 2 & \(D \leftarrow D\) and \(A\) & \(\nu\) & \(v\) & 0 & 0 & - & - & \\
\hline AND/ANDB & 3 & \(\mathrm{D} \leftarrow \mathrm{B}\) and A & \(\checkmark\) & \(\sim\) & 0 & 0 & - & - & \\
\hline OR/ORB & 2 & \(D \leftarrow\) D or \(A\) & \(\nu\) & \(\nu\) & 0 & 0 & - & - & \\
\hline XOR/XORB & 2 & \(D \leftarrow D\) (excl. or) \(A\) & \(\sim\) & \(\sim\) & 0 & 0 & - & - & \\
\hline LD/LDB & 2 & \(D \leftarrow A\) & - & - & - & - & - & - & \\
\hline ST/STB & 2 & \(A \leftarrow D\) & - & - & - & - & - & - & \\
\hline LDBSE & 2 & \(D \leftarrow A ; D+1 \leftarrow \operatorname{SIGN}(\mathrm{~A})\) & - & - & - & - & - & - & 3,4 \\
\hline LDBZE & 2 & \(D \leftarrow A ; D+1 \leftarrow 0\) & - & - & - & - & - & - & 3,4 \\
\hline PUSH & 1 & \(\mathrm{SP} \leftarrow \mathrm{SP}-2 ;(\mathrm{SP}) \leftarrow \mathrm{A}\) & - & - & - & - & - & - & \\
\hline POP & 1 & \(\mathrm{A} \leftarrow(\mathrm{SP}) ; \mathrm{SP} \leftarrow \mathrm{SP}+2\) & - & - & - & - & - & - & \\
\hline PUSHF & 0 & \[
\begin{aligned}
& \text { SP } \leftarrow \mathrm{SP}-2 ;(\mathrm{SP}) \leftarrow \mathrm{PSW} ; \\
& \mathrm{PSW} \leftarrow 0000 \mathrm{H} \\
& \hline
\end{aligned}
\] & 0 & 0 & 0 & 0 & 0 & 0 & \\
\hline POPF & 0 & \(\mathrm{PSW} \leftarrow(\mathrm{SP}) ; \mathrm{SP} \leftarrow \mathrm{SP}+2 ; \quad 1 \leftarrow \sim\) & \(\checkmark\) & \(\checkmark\) & \(\nu\) & \(\nu\) & \(\checkmark\) & \(\nu\) & \\
\hline SJMP & 1 & \(\mathrm{PC} \leftarrow \mathrm{PC}+11\)-bit offset & - & - & - & - & - & - & 5 \\
\hline LJMP & 1 & \(\mathrm{PC} \leftarrow \mathrm{PC}+16\)-bit offset & - & - & - & - & - & - & 5 \\
\hline BR [indirect] & 1 & \(\mathrm{PC} \leftarrow(\mathrm{A})\) & - & - & - & - & - & - & \\
\hline SCALL & 1 & \[
\begin{aligned}
& S P \leftarrow S P-2 ;(S P) \leftarrow P C ; \\
& P C \leftarrow P C+11 \text {-bit offset }
\end{aligned}
\] & - & - & - & - & - & - & 5 \\
\hline LCALL & 1 & ```
SP }\leftarrow\textrm{SP}-2;(\textrm{SP})\leftarrow\textrm{PC}
PC \leftarrowPC + 16-bit offset
``` & - & - & - & - & - & - & 5 \\
\hline RET & 0 & \(\mathrm{PC} \leftarrow(\mathrm{SP}) ; \mathrm{SP} \leftarrow \mathrm{SP}+2\) & - & - & - & - & - & - & \\
\hline \(J\) (conditional) & 1 & \(\mathrm{PC} \leftarrow \mathrm{PC}+8\)-bit offset (if taken) & - & - & - & - & - & - & 5 \\
\hline JC & 1 & Jump if \(C=1\) & - & - & - & - & - & - & 5 \\
\hline JNC & 1 & Jump if \(\mathrm{C}=0\) & - & - & - & - & - & - & 5 \\
\hline JE & 1 & Jump if \(Z=1\) & - & - & - & - & - & - & 5 \\
\hline
\end{tabular}

\section*{NOTES:}
1. If the mnemonic ends in " \(B\) ", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the Register File; \(A\) can be located anywhere in memory.
2. \(\mathrm{D}, \mathrm{D}+2\) are consecutive WORDS in memory; D is DOUBLE-WORD aligned.
3. \(D, D+1\) are consecutive BYTES in memory; \(D\) is WORD aligned.
4. Changes a byte to a word.
5. Offset is a 2's complement number.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Oper－ ands} & \multirow[t]{2}{*}{Operation（Note 1）} & \multicolumn{6}{|c|}{Flags} & \multirow[t]{2}{*}{Notes} \\
\hline & & & Z & N & C & V & VT & ST & \\
\hline JNE & 1 & Jump if \(Z=0\) & 二 & － & － & － & － & － & 5 \\
\hline JGE & 1 & Jump if \(\mathrm{N}=0\) & － & － & － & － & － & － & 5 \\
\hline JLT & 1 & Jump if \(N=1\) & － & － & － & － & － & － & 5 \\
\hline JGT & 1 & Jump if \(N=0\) and \(Z=0\) & － & － & － & － & － & － & 5 \\
\hline JLE & 1 & Jump if \(N=1\) or \(Z=1\) & － & － & － & － & － & － & 5 \\
\hline JH & 1 & Jump if \(C=1\) and \(Z=0\) & － & － & － & － & － & － & 5 \\
\hline JNH & 1 & Jump if \(C=0\) or \(Z=1\) & － & － & － & － & － & － & 5 \\
\hline JV & 1 & Jump if \(V=1\) & － & － & － & － & － & － & 5 \\
\hline JNV & 1 & Jump if \(V=0\) & － & － & － & － & － & － & 5 \\
\hline JVT & 1 & Jump if \(V T=1\) ；Clear \(V T\) & － & － & － & － & 0 & － & 5 \\
\hline JNVT & 1 & Jump if \(\mathrm{VT}=0\) ；Clear VT & － & － & － & － & 0 & － & 5 \\
\hline JST & 1 & Jump if ST \(=1\) & － & － & － & － & － & － & 5 \\
\hline JNST & 1 & Jump if ST \(=0\) & － & － & － & － & － & － & 5 \\
\hline JBS & 3 & Jump if Specified Bit \(=1\) & － & － & － & － & － & － & 5，6 \\
\hline JBC & 3 & Jump if Specified Bit \(=0\) & － & － & － & － & － & － & 5，6 \\
\hline DJNZ & 1 & \[
D \leftarrow D-1 \text {; if } D \neq 0 \text { then }
\]
\[
P C \leftarrow P C+8 \text {-bit offset }
\] & － & － & － & － & － & － & 5 \\
\hline DEC／DECB & 1 & \(D \leftarrow D-1\) & \(\checkmark\) & \(V\) & \(\nu\) & \(\nu\) & \(\uparrow\) & － & \\
\hline NEG／NEGB & 1 & \(D \leftarrow 0-D\) & \(\nu\) & \(\sim\) & \(\nu\) & \(\nu\) & \(\uparrow\) & － & \\
\hline INC／INCB & 1 & \(D \leftarrow D+1\) & \(\nu\) & \(\nu\) & \(\nu\) & \(\nu\) & \(\uparrow\) & － & \\
\hline EXT & 1 & \(D \leftarrow D ; D+2 \leftarrow \operatorname{Sign}(\mathrm{D})\) & \(\nu\) & \(\nu\) & 0 & 0 & － & － & 2 \\
\hline EXTB & 1 & \(D \leftarrow D ; D+1 \leftarrow \operatorname{Sign}(\mathrm{D})\) & \(\checkmark\) & \(\nu\) & 0 & 0 & － & － & 3 \\
\hline NOT／NOTB & 1 & \(\mathrm{D} \leftarrow\) Logical Not（D） & \(\checkmark\) & \(\nu\) & 0 & 0 & － & － & \\
\hline CLR／CLRB & 1 & \(D \leftarrow 0\) & 1 & 0 & 0 & 0 & － & － & \\
\hline SHL／SHLB／SHLL & 2 & \(\mathrm{C} \leftarrow \mathrm{msb}-\)－－－ \(\mathrm{lsb} \leftarrow 0\) & \(\nu\) & ？ & \(\checkmark\) & \(\checkmark\) & \(\uparrow\) & － & 7 \\
\hline SHR／SHRB／SHRL & 2 & \(0 \rightarrow \mathrm{msb}-\square-\)－ \(\mathrm{isb} \rightarrow \mathrm{C}\) & \(\nu\) & ？ & \(\nu\) & 0 & － & \(\checkmark\) & 7 \\
\hline SHRA／SHRAB／SHRAL & 2 & \(\mathrm{msb} \rightarrow \mathrm{msb}-\)－- － \(\mathrm{lsb} \rightarrow \mathrm{C}\) & \(\sim\) & \(\checkmark\) & \(\checkmark\) & 0 & － & \(\checkmark\) & 7 \\
\hline SETC & 0 & \(C \leftarrow 1\) & － & － & 1 & － & － & － & \\
\hline CLRC & 0 & \(\mathrm{C} \leftarrow 0\) & － & 二 & 0 & － & － & － & \\
\hline CLRVT & 0 & \(V T \leftarrow 0\) & － & － & － & － & 0 & 二 & \\
\hline RST & 0 & \(\mathrm{PC} \leftarrow 2080 \mathrm{H}\) & 0 & 0 & 0 & 0 & 0 & 0 & 8 \\
\hline DI & 0 & Disable All Interrupts（ \(1 \leftarrow 0\) ） & － & － & 二 & － & － & － & \\
\hline El & 0 & Enable All Interrupts（ \(\leftarrow\) 1） & － & － & － & － & － & － & \\
\hline NOP & 0 & \(\mathrm{PC} \leftarrow \mathrm{PC}+1\) & － & － & － & － & － & － & \\
\hline SKIP & 0 & \(\mathrm{PC} \leftarrow \mathrm{PC}+2\) & － & － & － & － & － & － & \\
\hline NORML & 2 & Left shift till msb \(=1 ; \mathrm{D} \leftarrow\) shift count & \(\checkmark\) & ？ & 0 & － & － & － & 7 \\
\hline TRAP & 0 & \[
\begin{aligned}
& \text { SP } \leftarrow S P-2 ;(S P) \leftarrow P C \\
& P C \leftarrow(2010 \mathrm{H})
\end{aligned}
\] & － & － & － & － & － & － & 9 \\
\hline
\end{tabular}

\section*{NOTES：}

1．If the mnemonic ends in＂ B ＂，a byte operation is performed，otherwise a word operation is done．Operands D，B and A must conform to the alignment rules for the required operand type．D and B are locations in the Register File；A can be located anywhere in memory．
5．Offset is a 2 ＇s complement number．
6．Specified bit is one of the 2048 bits in the register file．
7．The＂\(L\)＂（Long）suffix indicates double－word operation．
8．Initiates a Reset by pulling RESET low．Software should re－initialize all the necessary registers with code starting at 2080 H ．
9．The assembler will not accept this mnemonic．

\section*{11．7 Opcode and State Time Listing}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{\[
\begin{aligned}
& \text { O } \\
& \frac{1}{2} \\
& 0 \\
& \frac{1}{2} \\
& \frac{2}{2}
\end{aligned}
\]} & \multirow[b]{3}{*}{} & \multicolumn{3}{|c|}{\multirow[t]{2}{*}{DIRECT}} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{IMMEDIATE}} & \multicolumn{5}{|c|}{INDIRECT®} & \multicolumn{5}{|c|}{INDEXED \({ }^{\text {P }}\)} \\
\hline & & & & & & & & \multicolumn{3}{|r|}{NORMAL} & \multicolumn{2}{|l|}{AUTO－ANC．} & \multicolumn{3}{|c|}{SHORT} & \multicolumn{2}{|l|}{LONG} \\
\hline & & \[
\begin{aligned}
& \text { 山्O } \\
& \text { O} \\
& 0 \\
& \hline 0
\end{aligned}
\] &  & 愛品 & \[
\begin{aligned}
& \text { 山 } \\
& \hline 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & 品 & 宸皆 & \[
\begin{aligned}
& \text { 씀 } \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & （\％ &  & ¢ &  & \[
\begin{aligned}
& \text { 山 } \\
& 0 \\
& 8 \\
& 0 \\
& 0
\end{aligned}
\] & \％ &  &  &  \\
\hline \multicolumn{18}{|c|}{ARITHMETIC INSTRUCTIONS} \\
\hline ADD & 2 & 64 & 3 & 4 & 65 & 4 & 5 & 66 & 3 & 6111 & 3 & 7112 & 67 & 4 & 6／11 & 5 & \(7 / 12\) \\
\hline ADD & 3 & 44 & 4 & 5 & 45 & 5 & 6 & 46 & 4 & 7／12 & 4 & \(8 / 13\) & 47 & 5 & \(7 / 12\) & 6. & 8／13 \\
\hline ADDB & 2 & 74 & 3 & 4 & 75 & 3 & 4 & 76 & 3 & 6111 & 3 & 7112 & 77 & 4 & 6／11 & 5 & 7112 \\
\hline ADDB & 3 & 54 & 4 & 5 & 55 & 4 & 5 & 56 & 4 & \(7 / 12\) & 4 & \(8 / 13\) & 57 & 5 & \(7 / 12\) & 6 & 8／13 \\
\hline ADDC & 2 & A4 & 3 & 4 & A5 & 4 & 5 & A6 & 3 & 6／11 & 3 & 7112 & A7 & 4 & \(6 / 11\) & 5 & \(7 / 12\) \\
\hline ADDCB & 2 & B4 & 3 & 4 & B5 & 3 & 4 & B6 & 3 & \(6 / 11\) & 3 & 7112 & B7 & 4 & 6111 & 5 & 7112 \\
\hline SUB & 2 & 68 & 3 & 4 & 69 & 4 & 5 & 6A & 3 & 6／11 & 3 & \(7 / 12\) & 6B & 4 & 6111 & 5 & \(7 / 12\) \\
\hline SUB & 3 & 48 & 4 & 5 & 49 & 5 & 6 & 4A & 4 & \(7 / 12\) & 4 & 8／13 & 4B & 5 & 7112 & 6 & \(8 / 13\) \\
\hline SUBB & 2 & 78 & 3 & 4 & 79 & 3 & 4 & 7A & 3 & \(6 / 11\) & 3 & \(7 / 12\) & 7 B & 4 & 6／11 & 5 & \(7 / 12\) \\
\hline SUBB & 3 & 58 & 4 & 5 & 59 & 4 & 5 & 5A & 4 & 7／12 & 4 & \(8 / 13\) & 5B & 5 & 7112 & 6 & \(8 / 13\) \\
\hline SUBC & 2 & A8 & 3 & 4 & A9 & 4 & 5 & AA & 3 & \(6 / 11\) & 3 & \(7 / 12\) & AB & 4 & \(6 / 11\) & 5 & \(7 / 12\) \\
\hline SUBCB & 2 & B8 & 3 & 4 & B9 & 3 & 4 & BA & 3 & 6111 & 3 & \(7 / 12\) & BB & 4 & 6／11 & 5 & 7／12 \\
\hline CMP & 2 & 88 & 3 & 4 & 89 & 4 & 5 & 8A & 3 & 6111 & 3 & \(7 / 12\) & 8B & 4 & \(6 / 11\) & 5 & 7／12 \\
\hline CMPB & 2 & 98 & 3 & 4 & 99 & 3 & 4 & 9A & 3 & \(6 / 11\) & 3 & \(7 / 12\) & 98 & 4 & \(6 / 11\) & 5 & \(7 / 12\) \\
\hline & & & & & & & & & & & & & & & & & \\
\hline MULU & 2 & 6C & 3 & 25 & 6D & 4 & 26 & 6 E & 3 & 27／32 & 3 & 28／33 & 6 F & 4 & 27／32 & 5 & 28／33 \\
\hline MULU & 3 & 4 C & 4 & 26 & 4D & 5 & 27 & 4E & 4 & 28／33 & 4 & \(29 / 34\) & 4 F & 5 & 28／33 & 6 & 29／34 \\
\hline MULUB & 2 & 7 C & 3 & 17 & 7D & 3 & 17 & 7 E & 3 & \(19 / 24\) & 3 & 20／25 & 7F & 4 & 19124 & 5 & 20／25 \\
\hline MULUB & 3 & SC & 4 & 18 & 5D & 4 & 18 & 5E & 4 & 20.25 & 4 & 21／26 & 5F & 5 & \(20 / 25\) & 6 & 21／26 \\
\hline MUL & 2 & （2） & 4 & 29 & （2） & 5 & 30 & （2） & 4 & 31／36 & 4 & 32／37 & （2） & 5 & 31／36 & 6 & 32／37 \\
\hline MUL & 3 & （2） & 5 & 30 & （2） & 6 & 31 & （2） & 5 & 32／37 & 5 & 33／38 & （2） & 6 & 32／37 & 7 & 33138 \\
\hline MULB & 2 & （2） & 4 & 21 & （2） & 4 & 21 & （2） & 4 & 23／28 & 4 & 24／29 & （2） & 5 & 23／28 & 6 & 24／29 \\
\hline MULB & 3 & （2） & 5 & 22 & （2） & 5 & 22 & （2） & 5 & 24／29 & 5 & 25／30 & （2） & 6 & 24／29 & 7 & 25／30 \\
\hline DIVU & 2 & 8 C & 3 & 25 & 8D & 4 & 26 & 8 E & 3 & 28／32 & 3 & \(29 / 33\) & 8 F & 4 & 28／32 & 5 & 29／33 \\
\hline DIVUB & 2 & 9 C & 3 & 17 & 9 D & 3 & 17 & 9 E & 3 & 20／24 & 3 & 21／25 & 9 F & 4 & 20／24 & 5 & 21／25 \\
\hline DIV & 2 & （2） & 4 & 29 & （2） & 5 & 30 & （2） & 4 & 32／36 & 4 & 33／37 & （2） & 5 & 32336 & 6 & 33／37 \\
\hline DIVB & 2 & （2） & 4 & 21 & （2） & 4 & 21 & （2） & 4 & 24／28 & 4 & 25／29 & （2） & 5 & 24／28 & 6 & 25／29 \\
\hline
\end{tabular}

270246－63

\section*{NOTES：}
＊Long indexed and Indirect＋instructions have identical opcodes with Short indexed and Indirect modes，respectively．The second byte of instructions using any Indirect or indexed addressing mode specifies the exact mode used．If the second byte is even，use Indirect or Short indexed．If it is odd，use Indirect＋or Long indexed．In all cases the second byte of the instruction always specifies an even（word）location for the address referenced．
（1）Number of state times shown for internal／external operands．
（2）The opcodes for signed multiply and divide are the opcodes for the unsigned functions with an＂FE＂appended as a prefix．
© State times shown for 16－bit bus．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{\begin{tabular}{l}
0 \\
0 \\
0 \\
2 \\
20 \\
\hline\(i n\)
\end{tabular}} & \multirow[b]{3}{*}{\begin{tabular}{l}
8 \\
2 \\
2 \\
\(\frac{1}{2}\) \\
\(\frac{11}{11}\) \\
8 \\
\hline 0
\end{tabular}} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{DIAECT}} & \multicolumn{3}{|l|}{\multirow[b]{2}{*}{IMREDIATE}} & \multicolumn{5}{|c|}{INDIRECTO} & \multicolumn{5}{|c|}{NOEXED \({ }^{\circ}\)} \\
\hline & & & & & & & & \multicolumn{3}{|r|}{NORMAL} & \multicolumn{2}{|l|}{AUTO-INC.} & \multicolumn{3}{|c|}{SHORT} & \multicolumn{2}{|r|}{LONG} \\
\hline & & \[
\begin{aligned}
& \text { u } \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & \(m\)
4
5
\(m\) & \[
\frac{w g}{E} \underset{\sim}{E}
\] & 4
0
0
0
0 &  &  & \[
\begin{aligned}
& \mathbf{1 1} \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & \(\stackrel{9}{4}\) & \[
\] & 4
4
4
0 &  & 14
0
0
0
0 & 4
5
40 & \[
\] &  & \[
\begin{gathered}
\ominus \\
\frac{1}{5} \\
\frac{1}{6} \\
\frac{1}{2}
\end{gathered}
\] \\
\hline \multicolumn{18}{|c|}{LOGICAL INSTRUCTIONS} \\
\hline AND & 2 & 60 & 3 & 4 & 61 & 4 & 5 & 62 & 3 & 6/11 & 3 & 7/12 & 63 & 4 & 6/11 & 5 & \(7 / 12\) \\
\hline AND & 3 & 40 & 4 & 5 & 41 & 5 & 6 & 42 & 4 & 7/12 & 4 & \(8 / 13\) & 43 & 5 & 7/12 & 6 & 8/13 \\
\hline ANDB & 2 & 70 & 3 & 4 & 71 & 3 & 4 & 72 & 3 & 6/11 & 3 & \(7 / 12\) & 73 & 4 & 6.11 & 5 & 7/12 \\
\hline ANDB & 3 & 50 & 4 & 5 & 51 & 4 & 5 & 52 & 4 & 7/12 & 4 & 8/13 & 53 & 5 & \(7 / 12\) & 6 & 8/13 \\
\hline OR & 2 & 80 & 3 & 4 & 81 & 4 & 5 & 82 & 3 & 6111 & 3 & \(7 / 12\) & 83 & 4 & \(6 / 11\) & 5 & \(7 / 12\) \\
\hline ORB & 2 & 90 & 3 & 4 & 91 & 3 & 4 & 92 & 3 & 6111 & 3 & 7/12 & 93 & 4 & 6/11 & 5 & \(7 / 12\) \\
\hline XOR & 2 & 84 & 3 & 4 & 85 & 4 & 5 & 86 & 3 & 6111 & 3 & \(7 / 12\) & 87 & 4 & \(6 / 11\) & 5 & \(7 / 12\) \\
\hline XORB & 2 & 94 & 3 & 4 & 95 & 3 & 4 & 96 & 3 & \(6 / 11\) & 3 & 7/12 & 97 & 4 & 6111 & 5 & 7/12 \\
\hline \multicolumn{18}{|c|}{DATA TRANSFER INSTRUCTIONS} \\
\hline LD & 2 & A0 & 3 & 4 & A1 & 4 & 5 & A2 & 3 & 6111 & 3 & \(7 / 12\) & A3 & 4 & \(6 / 11\) & 5 & \(7 / 12\) \\
\hline LDB & 2 & B0 & 3 & 4 & B1 & 3 & 4 & B2 & 3 & \(6 / 11\) & 3 & \(7 / 12\) & B3 & 4 & 6111 & 5 & 7/12 \\
\hline ST & 2 & C0 & 3 & 4 & - & - & - & C 2 & 3 & 7/11 & 3 & \(8 / 12\) & C3 & 4 & \(7 / 11\) & 5 & 812 \\
\hline STB & 2 & C4 & 3 & 4 & - & - & - & C6 & 3 & 7/11 & 3 & 8/12 & C7 & 4 & \(7 / 11\) & 5 & 8/12 \\
\hline LDBSE & 2 & BC & 3 & 4 & BD & 3 & 4 & BE & 3 & 6/11 & 3 & 7/12 & BF & 4 & 6/11 & 5 & \(7 / 12\) \\
\hline LDBZE & 2 & AC & 3 & 4 & AD & 3 & 4 & AE & 3 & 6/11 & 3 & 7/12 & AF & 4 & 6/11 & 5 & \(7 / 12\) \\
\hline \multicolumn{18}{|c|}{STACK OPERATIONS (internal stack)} \\
\hline PUSH & 1 & C8 & 2 & 8 & C9 & 3 & 8 & CA & 2 & 11/15 & 2 & 12/16 & CB & 3 & 11/15 & 4 & 12/16 \\
\hline POP & 1 & CC & 2 & 12 & - & - & - & CE & 2 & 14/18 & 2 & \(14 / 18\) & CF & 3 & \(14 / 18\) & 4 & \(14 / 18\) \\
\hline PUSHF & 0 & F2 & 1 & 8 & & & & & & & & & & & & & \\
\hline POPF & 0 & F3 & 1 & 9 & & & & & & & & & & & & & \\
\hline \multicolumn{18}{|c|}{STACK OPERATIONS (external stack)} \\
\hline PUSH & 1 & C8 & 2 & 12 & C9 & 3 & 12 & CA & 2 & 15/19 & 2 & 16/20 & CB & 3 & 15/19 & 4 & 16/20 \\
\hline POP & 1 & CC & 2 & 14 & - & - & - & CE & 2 & 16/20 & 2 & 16/20 & CF & 3 & 16/20 & 4 & 16/20 \\
\hline PUSHF & 0 & F2 & 1 & 12 & & & & & & & & & & & & & \\
\hline POPF & 0 & F3 & 1 & 13 & & & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|l|l|c|c|}
\hline \multicolumn{8}{|c|}{ JUMPS AND CALLS } \\
\hline MNEMONIC & OPCODE & BYTES & STATES & MNEMONIC & OPCODE & BYTES & STATES \\
\hline LJMP & E7 & 3 & 8 & LCALL & EF & 3 & \(13 / 16(5)\) \\
\hline SJMP & \(20-27(4)\) & 2 & 8 & SCALL & \(28-2 F(4)\) & 2 & \(13 / 16(4)\) \\
\hline BR \(\|]\) & E3 & 2 & 8 & RET & F0 & 1 & \(12 / 16(5)\) \\
\hline
\end{tabular}

270246-64

\section*{NOTES:}
(1) Number of state times shown for internal/external operands.
(3) The assembler does not accept this mnemonic.
(1) The least significant 3 bits of the opcode are concatenated with the following 8 bits to form an 11-bit, 2's complement, offset for the relative call or jump.
(5) State times for stack located internal/external.
(B) State times shown for 16 -bit bus.

\section*{8X9X HARDWARE DESIGN INFORMATION}

CONDITIONAL JUMPS
All conditional jumps are 2 byte instructions. They require 8 state times if the jump is taken, 4 if it is not. \({ }^{(8)}\)
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline MNEMONIC & OPCODE & MNEMONIC & OPCODE & MNEMONIC & OPCODE & MNEMONIC & OPCODE \\
\hline JC & DB & JE & DF & JGE & D & & JGT \\
\hline JNC & D 3 & JNE & D 7 & JLT & DE & JLE & D 2 \\
\hline JH & D 9 & JV & DD & JVT & DC & JST & DA \\
\hline JNH & D 1 & JNV & D 5 & JNVT & D 4 & JNST & D \\
\hline
\end{tabular}

JUMP ON BIT CLEAR OR BIT SET
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{8}{|c|}{BIT NUMBER} \\
\hline MNEMONIC & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline JBC & 30 & 31 & 32 & 33 & 34 & 35 & 36 & 37 \\
\hline JBS & 38 & 39 & 3 A & 38 & 3C & 30 & 3E & 3F \\
\hline
\end{tabular}

\section*{LOOP CONTROL}
\begin{tabular}{|c|c|c|c|}
\hline MNEMONIC & OPCODE & BYTES & STATE TIMES \\
\hline DJNZ & EO & 3 & \(5 / 9\) STATE TIME (NOT TAKEN/TAKEN) \({ }^{(8)}\) \\
\hline
\end{tabular}

SINGLE REGISTER INSTRUCTIONS
\begin{tabular}{|l|c|c|c|l|c|c|c|}
\hline MNEMONIC & OPCODE & BYTES & STATES(8) & MNEMONIC & OPCODE & BYTES & STATES(8) \\
\hline DEC & 05 & 2 & 4 & EXT & 06 & 2 & 4 \\
\hline DECB & 15 & 2 & 4 & EXTB & 16 & 2 & 4 \\
\hline NEG & 03 & 2 & 4 & NOT & 02 & 2 & 4 \\
\hline NEGB & 13 & 2 & 4 & NOTB & 12 & 2 & 4 \\
\hline INC & 07 & 2 & 4 & CLR & 01 & 2 & 4 \\
\hline INCB & 17 & 2 & 4 & CLRB & 11 & 2 & 4 \\
\hline
\end{tabular}

SHIFT INSTRUCTIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{INSTR MNEMONIC} & \multicolumn{2}{|l|}{WORD} & \multirow[t]{2}{*}{INSTR MNEMONIC} & \multicolumn{2}{|c|}{BYTE} & \multirow[t]{2}{*}{INSTR MNEMONIC} & \multicolumn{2}{|l|}{DBL WD} & \multirow[t]{2}{*}{STATE TIMES \({ }^{(8)}\)} \\
\hline & OP & B & & OP & B & & OP & B & \\
\hline SHL & 09 & 3 & SHLB & 19 & 3 & SHLL & OD & 3 & 7 + 1 PER SHIFT(7) \\
\hline SHR & 08 & 3 & SHRB & 18 & 3 & SHRL & OC & 3 & \(7+1\) PER SHIFT(7) \\
\hline SHRA & OA & 3 & SHRAB & 1A & 3 & SHRAL & OE & 3 & \(7+1\) PER SHIFT(7) \\
\hline
\end{tabular}

SPECIAL CONTROL INSTRUCTIONS
\begin{tabular}{|l|c|c|c|l|c|c|c|}
\hline MNEMONIC & OPCODE & BYTES & STATES(8) & MNEMONIC & OPCODE & BYTES & STATES(8) \\
\hline SETC & F9 & 1 & 4 & DI & FA & 1 & 4 \\
\hline CLRC & F8 & 1 & 4 & EI & FB & 1 & 4 \\
\hline CLRVT & FC & 1 & 4 & NOP & FD & 1 & 4 \\
\hline RST( & () & FF & 1 & 166 & SKIP & 00 & 2 \\
\hline
\end{tabular}

NORMALIZE
\begin{tabular}{|l|c|c|cc|}
\hline MNEMONIC & OPCODE & BYTES & \\
\hline NORML & OF & 3 & \(11+1\) PER SHIFT & \\
\hline
\end{tabular}

\section*{NOTES:}
6. This instruction takes 2 states to pull RESET low, then holds it low for at least one state time to initiate a reset. The reset takes 13 states, at which time the program restarts at location 2080 H .
7. Execution will take at least 8 states, even for 0 shift.
8. State times shown for 16 -bit bus.

\subsection*{11.8 SFR Summary}

\section*{A/D Result LO (02H)}


270246-50


WHERE EACH 2-BIT MODE CONTROL FIELD DEFINES ONE OF 4 POSSIBLE MODES:
\[
\begin{array}{ll}
00 & 8 \text { POSITIVE TRANSITIONS } \\
01 & \text { EACH POSITIVE TRANSITION } \\
10 & \text { EACH NEGATIVE TRANSITION } \\
11 & \text { EVERY TRANSITION } \\
& \text { (POSITIVE AND NEGATIVE) }
\end{array}
\]

\section*{HSO Command ( 06 H )}

CHANNEL:
BIT:


\section*{A/D Command (02H)}
 ANALOG INPUT CHANNELS IS TO BE CONVERTED TO DIGITAL FORM.

GO INDICATES WHEN THE CONVERSION IS TO BE INITIATED (GO = 1 MEANS START NOW, GO \(=0\) MEANS THE CONVERSION IS TO BE INITIATED BY THE HSO UNIT AT A SPECIFIED TIME) 270246-53

\section*{SPCON/SPSTAT (11H)}


\section*{Baud Rate Calculations}

Using XTAL1:
Mode 0: \(\underset{\text { Rate }}{\text { Baud }}=\frac{\text { XTALI frequency }}{4^{*}(B+1)} ; B \neq 0\)
Others: \(\begin{gathered}\text { Baud } \\ \text { Rate }\end{gathered}=\frac{X T A L 1 \text { frequency }}{64^{*}(B+1)}\)
Using T2CLK:
Mode 0: \(\begin{aligned} & \text { Baud } \\ & \text { Rate }\end{aligned}=\frac{\text { T2CLK frequency }}{\mathrm{B}} ; \mathrm{B} \neq 0\)

Others: \(\underset{\text { Rate }}{\text { Baud }}=\frac{\text { T2CLK frequency }}{16^{\circ} \mathrm{B}} ; \mathrm{B} \neq 0\)
Note that B cannot equal 0 , except when using XTAL1 in other than Mode 0.


\section*{IOCO (15H)}
\begin{tabular}{|c|c|}
\hline 0 & - HSI.O INPUT ENABLE / DISABLE \\
\hline 1 & TIMER 2 RESET EACH WRITE \\
\hline 2 & HSI. 1 INPUT ENABLE / \(\overline{\text { DISABLE }}\) \\
\hline 3 & TIMER 2 EXTERNAL RESET ENABLE / DISABLE \\
\hline 4 & HSI. 2 INPUT ENABLE / DISABLE \\
\hline 5 & - TIMER 2 RESET SOURCE HSI. 0 / Ṫ2RST \\
\hline 6 & - HSI. 3 INPUT ENABLE / DISABLE \\
\hline 7 & - TIMER 2 CLOCK SOURCE HSI. 1 / T2CLK \\
\hline & 270246-56 \\
\hline
\end{tabular}


\section*{IOSO (15H)}


270246-58

\section*{IOC1 (16H)}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{0 - SELECT PWM / SELECT P2.5} \\
\hline & EXTERNAL INTERRUPT ACH7 / EXTINT \\
\hline 2 & MER 1 OVERFLOW INTERRUPT ENABLE / \(\overline{\text { IISAB }}\) \\
\hline 3 & TIMER 1 OVERFLOW INTERRUPT ENABLE / DİSABLE \\
\hline 4 & - hSO. 4 OUTPUT ENABLE / DISABLE \\
\hline & \multirow[t]{2}{*}{- SELECT TXD/ \(\overline{\text { SELECT P2.0 }}\)} \\
\hline & \\
\hline \multicolumn{2}{|l|}{6 -hso. \({ }^{\text {O OUTPUT ENABLE / } \text { / IISABLE }}\)} \\
\hline \multicolumn{2}{|r|}{- hSi interrupt} \\
\hline & FIFO FULL / HOLDING REGISTER LOADED \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|}
\hline \multirow{2}{|c|}{ Vector } & \multicolumn{2}{|c|}{ Vector Location } & \multirow{2}{*}{ Priority } \\
\cline { 2 - 3 } & \begin{tabular}{c} 
(High \\
Byte)
\end{tabular} & \begin{tabular}{c} 
(Low \\
Byte)
\end{tabular} & \\
\hline \begin{tabular}{l} 
Sotware Trap \\
Extint
\end{tabular} & 2011 H & 2010 H & \begin{tabular}{l} 
Not Applicable \\
Serial Port
\end{tabular} \\
200 FH & 200 EH & 7 (Highest) \\
Software & 200 HH & 200 CH & 6 \\
\begin{tabular}{l} 
Timers
\end{tabular} & 200 AH & 5 \\
HSI.0 & 2009 H & 2008 H & 4 \\
\begin{tabular}{l} 
High Speed \\
Outputs
\end{tabular} & 2007 H & 2006 H & 3 \\
\begin{tabular}{l} 
HSI Data \\
Available
\end{tabular} & 2005 H & 2004 H & 2 \\
\begin{tabular}{l} 
A/D Conversion \\
Complete
\end{tabular} & 2003 H & 2002 H & 1 \\
Timer Overfiow & 2001 H & 2000 H & 0 (Lowest) \\
\hline
\end{tabular}

\section*{IOS1 (16H)}


SOFTWARE TIMER 0 EXPIRED
SOFTWARE TIMER 1 EXPIRED
SOFTWARE TIMER 2 EXPIRED
SOFTWARE TIMER 3 EXPIRED
TIMER 2 HAS OVERFLOW
5 TIMER 1 HAS OVERFLOW
6 HSI FIFO IS FULL
7 HSI HOLDING REGISTER DATA AVAILABLE

270246-60


Internal Ready Control
\begin{tabular}{|ccl|}
\hline IRC1 & IRCO & \multicolumn{1}{c|}{ Description } \\
\hline 0 & 0 & Limit to 1 Wait State \\
0 & 1 & Limit to 2 Wait States \\
1 & 0 & Limit to 3 Wait States \\
1 & 1 & Disable Internal Ready Control \\
\hline
\end{tabular}

Program Lock Modes
\begin{tabular}{|ccl|}
\hline LOC1 & LOCO & \multicolumn{1}{c|}{ Protection } \\
\hline 0 & 0 & Read and Write Protected \\
0 & 1 & Read Protected \\
1 & 0 & Write Protected \\
1 & 1 & No Protection \\
\hline
\end{tabular}

Programming Function PMODE Values
\begin{tabular}{|l|l|}
\hline PMODE & Programming Mode \\
\hline \(0-4\) & Reserved \\
\hline 5 & Slave Programming \\
\hline \(6-0 B H\) & Reserved \\
\hline\(O C H\) & Auto Programming Mode \\
\hline\(O D H\) & Program Configuration Byte \\
\hline\(O E H-O F H\) & Reserved \\
\hline
\end{tabular}

Slave Programming Mode Commands
\begin{tabular}{|c|c|l|}
\hline P4.7 & P4.6 & \multicolumn{1}{|c|}{ Action } \\
\hline 0 & 0 & Word Dump \\
0 & 1 & Data Verify \\
1 & 0 & Data Program \\
1 & 1 & Reserved \\
\hline
\end{tabular}
8X9XBH Signature Word
\begin{tabular}{|c|c|}
\hline Device & Signature Word \\
\hline \(879 \times B H\) & 896 FH \\
\(839 \times B H\) & 896 EH \\
\(809 \times B H\) & Undefined \\
\hline
\end{tabular}

Port 2 Pin Functions
\begin{tabular}{|l|l|l|}
\hline Port & Function & \multicolumn{1}{|c|}{ Alternate Function } \\
\hline P2.0 & Output & TXD (Serial Port Transmit) \\
P2.1 & Input & RXD (Serial Port Receive) \\
P2.2 & Input & EXTINT (External Interrupt) \\
P2.3 & Input & T2CLK (Timer 2 Clock) \\
P2.4 & Input & T2RST (Timer 2 Reset) \\
P2.5 & Output & PWM (Pulse Width Modulation) \\
\hline
\end{tabular}

Interrupt Pending Register


PSW Register
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 09 & 08 & 07 & 06 & 05 & 04 & 03 & 02 & 01 & 00 \\
\hline Z & N & V & VT & C & - & I & ST & \multicolumn{6}{c|}{ < Interrupt Mask Reg> } \\
\hline
\end{tabular}

8X9X
Quick Reference

\section*{8X9X \\ Quick Reference}

\section*{8X9X QUICK REFERENCE}
CONTENTS PAGE
CONTENTS
CONTENTS PAGE PAGE1.0 MEMORY AND SFR MAP3-5
2.0 SFR BIT SUMMARY ..... 3-6
3.0 PIN DEFINITION TABLE ..... 3-8
4.0 PACKAGE PIN ASSIGNMENTS ..... 3-10
5.0 PIN DESCRIPTIONS ..... 3-15
6.0 OPCODE TABLE ..... 3-17
7.0 INSTRUCTION SUMMARY. ..... 3-20
8.0 OPCODES, INSTRUCTION LENGTH AND STATE TIMES ..... 3-23
9.0 INTERRUPT TABLE ..... 3-26
10.0 FORMULAS ..... 3-27
11.0 RESET STATUS ..... 3-27

\subsection*{1.0 MEMORY AND SFR MAP}

2.0 SFR BIT SUMMARY


272110-2


HSO Command (06H)


272110-4


WHERE FOR EACH 2 - BIT STATUS FIELD THE LOWER gIT IMDICATES WHETHER OR HOT AN EVENT HAS OCCURRED ON THIS PIN AND THE UPPER BIT INDICATES the current status of the pin.

272110-5

\section*{A/D Command ( 02 H )}

CHAMNEL " SELECTS WHICH OF THE B
ANALOG INPUT CHANNELS IS TO BE
CONYERTEO TO DiGITAL FORM.

GO INDICAIES WHEN THE CONVERSIOH IS TO BE INITIATED ( \(\mathrm{GO}=1\) MEANS START NOW, GO = O MEANS THE CONVERSHON IS TO BE initiated ey the hiso unit at a specified time). RSV* RSV" "RSY - RESERYED BITS MUST BE WRITIEN AS 0.

272110-6


Internal Ready Control
\begin{tabular}{|ccc|}
\hline IRC1 & IRCO & \multicolumn{1}{c|}{ Description } \\
\hline 0 & 0 & Limit to 1 Wait State \\
0 & 1 & Limit to 2 Wait States \\
1 & 0 & Limit to 3 Wait States \\
1 & 1 & Disable Internal Ready Control \\
\hline
\end{tabular}

Program Lock Modes
\begin{tabular}{|ccl|}
\hline LOC1 & LOCO & \multicolumn{1}{c|}{ Protection } \\
\hline 0 & 0 & Read and Write Protected \\
0 & 1 & Read Protected \\
1 & 0 & Write Protected \\
1 & 1 & No Protection \\
\hline
\end{tabular}

8X9X QUICK REFERENCE



IOCO (15H)
\begin{tabular}{|c|c}
\hline 0 & HSI. 0 INPUT ENABLE / \(\overline{\text { DISABLE }}\) \\
\hline 1 & TIMER 2 RESET EACH WRITE \\
\hline 2 & HSI. 1 INPUT ENABLE / \(\overline{\text { DISABLE }}\) \\
\hline 3 & TIMER 2 EXTERNAL RESET ENABLE / \(\overline{\text { DISABLE }}\) \\
\hline 4 & HSI. 2 INPUT ENABLE / \(\overline{\text { DISABLE }}\) \\
\hline 5 & TIMER 2 RESET SOURCE HSI.0 / T2RST \\
\hline 6 & HSI. 3 INPUT ENABLE / \(\overline{\text { DISABLE }}\) \\
\hline 7 & TIMER 2 CLOCK SOURCE HSI.1 / \(\overline{\text { T2CLK }}\)
\end{tabular}

\section*{IOS1 (16H)}
\begin{tabular}{|c|c|}
\hline 0 & - SOFTWARE TIMER D EXPIRED \\
\hline 1 & - SOFTWARE TIMER 1 EXPIRED \\
\hline 2 & - SOFTWARE TIMER 2 EXPIREO \\
\hline 3 & SOFTWARE TIMER 3 EXPIRED \\
\hline 4 & - TIMER 2 HAS OVERFLOW \\
\hline 5 & - TIMER I HAS OVERFLOW \\
\hline 6 & - HSI FIFO IS FULL \\
\hline 7 & - HSI HOLDING REGISTER DATA AVAILABLE \\
\hline & 272110-13 \\
\hline
\end{tabular}
T2RST

IOC1 (16H)
O- SELECT PWM / SELECT P2.5
1 -external interrupt ach7 / EXTINT
2 - TIMER 1 OVERFLOW INTERRUPT ENABLE / DISABLE
-timer 2 OVERflow interrupt enable/DISABLE
hso. 4 OUTPUT ENABLE / DISABLE
SELECT TXD / SELECT P2.0
hso. 5 OUTPut enable / disable
HSI INTERRUPT
FIFO FULL / HOLDING REGISTER LOADED
272110-14

PSW Register
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 09 & 08 & 07 & 06 & 05 & 04 & 03 & 02 & 01 & 00 \\
\hline Z & N & V & VT & C & - & I & ST & \multicolumn{6}{|c|}{ < Interrupt Mask Reg> } \\
\hline
\end{tabular}
3.0 PIN DEFINITION TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Pin Name & \[
\begin{aligned}
& \text { 68L } \\
& \text { PLCC }
\end{aligned}
\] & \[
\begin{gathered}
68 \mathrm{~L} \\
\text { PGA or LCC }
\end{gathered}
\] & \[
\begin{aligned}
& \text { 64L } \\
& \text { SDIP }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 48L } \\
& \text { DIP }
\end{aligned}
\] & Pln Name & \[
\begin{gathered}
\text { 68L } \\
\text { PLCC }
\end{gathered}
\] & \[
\begin{gathered}
\text { 6BL } \\
\text { PGA or LCC }
\end{gathered}
\] & 64L SDIP & 48L DIP \\
\hline ACH0 & 6 & 4 & 4 & & HSO. 0 & 28 & 50 & 26 & 7 \\
\hline ACH1 & 5 & 5 & 3 & & HSO. 1 & 29 & 49 & 27 & 8 \\
\hline ACH2 & 7 & 3 & 5 & & HSO. 2 & 34 & 44 & 32 & 9 \\
\hline ACH3 & 4 & 6 & 2 & & HSO. 3 & 35 & 43 & 33 & 10 \\
\hline ACH4 & 11 & 67 & 9 & 43 & HSO. 4 & 26 & 52 & 24 & 5 \\
\hline ACH5 & 10 & 68 & 8 & 42 & HSO. 5 & 27 & 51 & 25 & 6 \\
\hline ACH6 & 8 & 2 & 6 & 40 & INST & 63 & 15 & & \\
\hline ACH7 & 9 & 1 & 7 & 41 & NMI & 3 & 7 & & \\
\hline ADO & 60 & 18 & 58 & 32 & P0.0 & 6 & 4 & 4 & \\
\hline AD1 & 59 & 19 & 57 & 31 & P0. 1 & 5 & 5 & 3 & \\
\hline AD2 & 58 & 20 & 56 & 30 & P0. 2 & 7 & 3 & 5 & \\
\hline AD3 & 57 & 21 & 55 & 29 & P0.3 & 4 & 6 & 2 & \\
\hline AD4 & 56 & 22 & 54 & 28 & P0.4 & 11 & 67 & 9 & 43 \\
\hline AD5 & 55 & 23 & 53 & 27 & P0. 5 & 10 & 68 & 8 & 42 \\
\hline AD6 & 54 & 24 & 52 & 26 & P0.6 & 8 & 2 & 6 & 40 \\
\hline AD7 & 53 & 25 & 51 & 25 & P0.7 & 9 & 1 & 7 & 41 \\
\hline AD8 & 52 & 26 & 50 & 24 & P1.0 & 19 & 59 & 17 & \\
\hline AD9 & 51 & 27 & 49 & 23 & P1.1 & 20 & 58 & 18 & \\
\hline AD10 & 50 & 28 & 48 & 22 & P1.2 & 21 & 57 & 19 & \\
\hline AD11 & 49 & 29 & 47 & 21 & P1.3 & 22 & 56 & 20 & \\
\hline AD12 & 48 & 30 & 46 & 20 & P1.4 & 23 & 55 & 21 & \\
\hline AD13 & 47 & 31 & 45 & 19 & P1.5 & 30 & 48 & 28 & \\
\hline AD14 & 46 & 32 & 44 & 18 & P1.6 & 31 & 47 & 29 & \\
\hline AD15 & 45 & 33 & 43 & 17 & P1.7 & 32 & 46 & 30 & \\
\hline \(\overline{\text { ADV }}\) & 62 & 16 & 60 & 34 & P2.0 & 18 & 60 & 16 & 2 \\
\hline ALE & 62 & 16 & 60 & 34 & P2. 1 & 17 & 61 & 15 & 1 \\
\hline ANGND & 12 & 66 & 10 & 44 & P2.2 & 15 & 63 & 13 & 47 \\
\hline BHE & 41 & 37 & 39 & 15 & P2.3 & 44 & 34 & 42 & \\
\hline BUSWIDTH & 64 & 14 & & & P2.4 & 42 & 36 & 40 & \\
\hline CLKOUT & 65 & 13 & & & P2.5 & 39 & 39 & 37 & 13 \\
\hline EA & 2 & 8 & 1 & 39 & P2.6 & 33 & 45 & 31 & \\
\hline EXTINT & 15 & 63 & 13 & 47 & P2.7 & 38 & 40 & 36 & \\
\hline HSI. 0 & 24 & 54 & 22 & 3 & P3.0 & 60 & 18 & 58 & 32 \\
\hline HSI. 1 & 25 & 53 & 23 & 4 & P3.1 & 59 & 19 & 57 & 31 \\
\hline HSI. 2 & 26 & 52 & 24 & 5 & P3. 2 & 58 & 20 & 56 & 30 \\
\hline HSI. 3 & 27 & 51 & 25 & 6 & P3.3 & 57 & 21 & 55 & 29 \\
\hline
\end{tabular}

\subsection*{3.0 PIN DEFINITION TABLE (Continued)}
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{l}
Pin \\
Name
\end{tabular} & \[
\begin{gathered}
\text { 68L } \\
\text { PLCC }
\end{gathered}
\] & \[
\begin{gathered}
68 \mathrm{~L} \\
\text { PGA or LCC }
\end{gathered}
\] & 64L SDIP & 48L DIP \\
\hline P3. 4 & 56 & 22 & 54 & 28 \\
\hline P3.5 & 55 & 23 & 53 & 27 \\
\hline P3.6 & 54 & 24 & 52 & 26 \\
\hline P3.7 & 53 & 25 & 51 & 25 \\
\hline P4.0 & 52 & 26 & 50 & 24 \\
\hline P4.1 & 51 & 27 & 49 & 23 \\
\hline P4.2 & 50 & 28 & 48 & 22 \\
\hline P4.3 & 49 & 29 & 47 & 21 \\
\hline P4.4 & 48 & 30 & 46 & 20 \\
\hline P4.5 & 47 & 31 & 45 & 19 \\
\hline P4.6 & 46 & 32 & 44 & 18 \\
\hline P4.7 & 45 & 33 & 43 & 17 \\
\hline PALE & 17 & 61 & 15 & 1 \\
\hline \(\overline{\text { PDO }}\) & 39 & 39 & 37 & 13 \\
\hline PMOD. 0 & 11 & 67 & 9 & 43 \\
\hline PMOD. 1 & 10 & 68 & 8 & 42 \\
\hline PMOD. 2 & 8 & 2 & 6 & 40 \\
\hline PMOD. 3 & 9 & 1 & 7 & 41 \\
\hline PROG & 15 & 63 & 13 & 47 \\
\hline PVER & 18 & 60 & 16 & 2 \\
\hline PWM & 39 & 39 & 37 & 13 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Pin Name & \[
\begin{gathered}
\text { 68L } \\
\text { PLCC }
\end{gathered}
\] & \[
\begin{gathered}
\text { 6BL } \\
\text { PGA or LCC }
\end{gathered}
\] & \[
\begin{aligned}
& \text { 64L } \\
& \text { SDIP }
\end{aligned}
\] & 48L DIP \\
\hline \(\overline{\mathrm{R}}\) & 61 & 17 & 59 & 33 \\
\hline READY & 43 & 35 & 41 & 16 \\
\hline FESET & 16 & 62 & 14 & 48 \\
\hline RXD & 17 & 61 & 15 & 1 \\
\hline SALE & 18 & 60 & 16 & 2 \\
\hline SPROG & 39 & 39 & 37 & 13 \\
\hline T2CLK & 44 & 34 & 42 & \\
\hline T2RST & 42 & 36 & 40 & \\
\hline TXD & 18 & 60 & 16 & 2 \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & 1 & 9 & 64 & 38 \\
\hline \(V_{\text {PD }}\) & 14 & 64 & 12 & 46 \\
\hline VPP & 37 & 41 & 35 & 12 \\
\hline \(V_{\text {REF }}\) & 13 & 65 & 11 & 45 \\
\hline \(\mathrm{V}_{\text {SS1 }}\) & 68 & 10 & 34 & 11 \\
\hline \(V_{S S 2}\) & 36 & 42 & 63 & 37 \\
\hline \(\overline{W R}\) & 40 & 38 & 38 & 14 \\
\hline WRL & 40 & 38 & 38 & 14 \\
\hline WRH & 41 & 37 & 39 & 25 \\
\hline XTAL 1 & 67 & 11 & 62 & 36 \\
\hline XTAL2 & 66 & 12 & 61 & 35 \\
\hline
\end{tabular}

\subsection*{4.0 PACKAGE PIN ASSIGNMENT}

Pins Facing Down


272110-15
\begin{tabular}{|c|c|}
\hline PGA & Description \\
\hline 1 & ACH7/P0.7/PMOD. 3 \\
\hline 2 & ACH6/P0.6/PMOD. 2 \\
\hline 3 & ACH2/P0. 2 \\
\hline 4 & ACHO/P0.0 \\
\hline 5 & ACH1/P0. 1 \\
\hline 6 & ACH3/P0. 3 \\
\hline 7 & NMI \\
\hline 8 & \(\overline{E A}\) \\
\hline 9 & \(V_{C C}\) \\
\hline 10 & \(\mathrm{V}_{\text {SS }}\) \\
\hline 11 & XTAL1 \\
\hline 12 & XTAL2 \\
\hline 13 & CLKOUT \\
\hline 14 & BUSWIDTH \\
\hline 15 & INST \\
\hline 16 & ALE/ \(\overline{\text { ADV }}\) \\
\hline 17 & \(\overline{\text { RD }}\) \\
\hline 18 & ADO/P3.0 \\
\hline 19 & AD1/P3. 1 \\
\hline 20 & AD2/P3.2 \\
\hline 21 & AD3/P3.3 \\
\hline 22 & AD4/P3.4 \\
\hline 23 & AD5/P3. 5 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline PGA & \multicolumn{1}{|c|}{ Description } \\
\hline 24 & AD6/P3.6 \\
\hline 25 & AD7/P3.7 \\
\hline 26 & AD8/P4.0 \\
\hline 27 & AD9/P4.1 \\
\hline 28 & AD10/P4.2 \\
\hline 29 & AD11/P4.3 \\
\hline 30 & AD12/P4.4 \\
\hline 31 & AD13/P4.5 \\
\hline 32 & AD14/P4.6 \\
\hline 33 & AD15/P4.7 \\
\hline 34 & T2CLK/P2.3 \\
\hline 35 & READY \\
\hline 36 & T2RST/P2.4 \\
\hline 37 & \(\overline{\text { BHE } / \overline{W R H}}\) \\
\hline 38 & \(\overline{\text { WR/WRL }}\) \\
\hline 39 & PWM/P2.5/PDO/SPROG \\
\hline 40 & P2.7 \\
\hline 41 & VPP \\
\hline 42 & VSS \\
\hline 43 & HSO.3 \\
\hline 44 & HSO.2 \\
\hline 45 & P2.6 \\
\hline 46 & P1.7 \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline PGA & \multicolumn{1}{|c|}{ Description } \\
\hline 47 & P1.6 \\
\hline 48 & P1.5 \\
\hline 49 & HSO.1 \\
\hline 50 & HSO.0 \\
\hline 51 & HSO.5/HSI.3 \\
\hline 52 & HSO.4/HSI.2 \\
\hline 53 & HSI.1 \\
\hline 54 & HSI.0 \\
\hline 55 & P1.4 \\
\hline 56 & P1.3 \\
\hline 57 & P1.2 \\
\hline 58 & P1.1 \\
\hline 59 & P1.0 \\
\hline 60 & TXD/P2.0/PVER/SALE \\
\hline 61 & RXD/P2.1/PALE \\
\hline 62 & RESET \\
\hline 63 & EXTINT/P2.2/PROG \\
\hline 64 & VPD \\
\hline 65 & VREF \\
\hline 66 & ANGND \\
\hline 67 & ACH4/P0.4/PMOD.0 \\
\hline 68 & ACH5/P0.5/PMOD.1 \\
\hline
\end{tabular}



8X9X QUICK REFERENCE
\begin{tabular}{|c|c|c|c|c|}
\hline \(\overline{E A} E\) & 1 & & 64 & \[
F^{v_{c c}}
\] \\
\hline ACH3/P0.3 3 CIT & 2 & & 63 & Vr \\
\hline ACH1/P0.1 & 3 & & 62 &  \\
\hline ACHO/P0.0 & 4 & & 61 & - \({ }_{\text {- }}^{\text {XTAL } 2}\) \\
\hline \(\mathrm{ACH}^{\text {/ }}\) / P 0.2 [ & 5 & & 60 & RTE/ADV \\
\hline ACH6/PO.6/PMOD. \(2=\) תl & 6 & & 59 & - \\
\hline ACH7/P0.7/PMOD. 3 - & 7 & & 58 & ADP/P3.0 \\
\hline ACH5/P0.5/PMOD. 1 [ & 8 & & 57 & FAD1/P3.1 \\
\hline ACH4/P0.4/PMOD. 0 = & 9 & & 56 & AD2/P3.2 \\
\hline ANGND 5 & 10 & & 55 & AD3/P3.3 \\
\hline \(V_{\text {REF }}\) & 11 & & 54 & AD4/P3.4 \\
\hline \(V_{P D}{ }^{\text {chen }}\) & 12 & & 53 & صص AD5/P3.5 \\
\hline EXTINT/P2.2/PROG & 13 & & 52 & ITAD/P3.6 \\
\hline RESET \(\overline{\text { RTEL }}\) & 14 & & 51 & Prab7/P3.7 \\
\hline RXD/P2.1/PALE \({ }^{\text {ald }}\) & 15 & & 50 & AD8/P4.0 \\
\hline TXD/P2.0/PVER/SALE & 16 & \(8 \times 978 \mathrm{H}\) & 49 & AD9/P4.1 \\
\hline P1.0 crib & 17 & \(8 \times 97 \mathrm{JF}\) & 48 & ص-AD10/P4.2 \\
\hline P1.19 & 18 & & 47 & AD11/P4.3 \\
\hline P1. 2 \% & 19 & & 46 & AD12/P4.4 \\
\hline P1.3 & 20 & & 45 & AD13/P4.5 \\
\hline P1.4 & 21 & & 44 & AD14/P4.6 \\
\hline HSI.0/SID. 1 ¢ & 22 & & 43 & AD15/P4.7 \\
\hline HSI. 1/SID. 2 [in & 23 & & 42 & T2CLK/P2.3 \\
\hline HSO.4/HSI. \(2 / \mathrm{SID} .3\) C & 24 & & 41 & READY \\
\hline H50.5/HSI.3/SID.4 & 25 & & 40 & TRTST/P2.4 \\
\hline HSO.0/ \(\overline{\text { PACT }}\) & 26 & & 39 &  \\
\hline HSO. 1 E-5 & 27 & & 38 & ת- \(\overline{W R} / \overline{\text { WRL }}\) \\
\hline P1.5 ¢ & 28 & & 37 & كram \(/\) P2 \(2.5 / \overline{\text { PDO }} / \overline{\text { SPROG }}\) \\
\hline P1.6 & 29 & & 36 & P2.7 \\
\hline P1.7 & 30 & & 35 & \(V_{P P}\) \\
\hline P2.6 & 31 & & 34 & V \({ }^{\text {V }}\) \\
\hline HS0.2 & 32 & & 33 & HSO. 3 \\
\hline
\end{tabular}

\section*{Shrink-DIP Package}


\subsection*{5.0 PIN DESCRIPTIONS}
\begin{tabular}{|c|c|}
\hline Symbol & Name and Function \\
\hline \(\mathrm{V}_{\text {cc }}\) & Main supply voltage ( 5 V ). \\
\hline \(V_{S S}\) & Digital circuit ground ( 0 V ). There are two \(\mathrm{V}_{S S}\) pins, both of which must be connected. \\
\hline \(V_{P D}\) & RAM standby supply voltage ( 5 V ). This voltage must be present during normal operation. In a Power Down condition (i.e., \(V_{C C}\) drops to zero), if RESET is activated before \(V_{C C}\) drops below spec and VPD continues to be held within spec., the top 16 bytes in the Register File will retain their contents. \\
\hline \(V_{\text {REF }}\) & Reference voltage for the \(\mathrm{A} / \mathrm{D}\) converter ( 5 V ). \(\mathrm{V}_{\text {REF }}\) is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0 . Must be connected to use A/D or Port 0. \\
\hline ANGND & Reference ground for the A/D converter. Must be held at nominally the same potential as \(V_{S S}\). \\
\hline \(V_{\text {PP }}\) & Programming voltage for the EPROM devices. It should be +12.75 V for programming and will float to 5 V otherwise. The pin should not be above \(\mathrm{V}_{\mathrm{CC}}\) for ROM and CPU devices. This pin must be left floating in the application circuit for EPROM devices. \\
\hline XTAL1 & Input of the oscillator inverter and of the internal clock generator. \\
\hline XTAL2 & Output of the oscillator inverter. \\
\hline CLKOUT* \(\dagger\) & Output of the internal clock generator. The frequency of CLKOUT is \(1 / 3\) the oscillator frequency. It has a \(33 \%\) duty cycle. \\
\hline RESET & Reset input to the chip. Input low for a minimum \(10 \times\) TAL1 cycles to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-statetime RESET sequence. \\
\hline BUSWIDTH* \(\dagger\) & Input for bus width selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1 , a 16 -bit bus cycle occurs. If BUSWIDTH is a 0 an 8 -bit cycle occurs. If CCR bit 1 is a 0 , the bus is always an 8 -bit bus. If this pin is left unconnected, it will rise to \(V_{C C}\). \\
\hline NMI* \(\dagger\) & A positive transition causes a vector to external memory location 0000 H . \\
\hline INST* \(\dagger\) & Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. \\
\hline \(\overline{E A}\) & Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000 H through 3FFFH to be directed to on-chip ROM/EPROM. EA equal to a TTL-low causes accesses to these locations to be directed to off-chip memory. \(\overline{E A}=+12.75 \mathrm{~V}\) causes execution to begin in the Programming Mode. \\
\hline ALE/ \(\overline{\text { ADV }}\) & Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is \(\overline{A D V}\), it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses. \\
\hline \(\overline{\text { AD }}\) & Read signal output to external memory. \(\overline{\mathrm{A}}\) is activated only during external memory reads. \\
\hline \(\bar{W} /\) / \(\overline{\mathrm{WRL}}\) & Write and Write Low output to external memory, as selected by the CCR. \(\overline{\text { WR }}\) will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes. \\
\hline BHE/ \(\overline{\text { WRH }}\) & Bus High Enable or Write High output to external memory, as selected by the CCR. \(\overline{B H E}\) will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. \(\overline{B H E} / \overline{W R H}\) is activated only during external memory writes. \\
\hline
\end{tabular}

\subsection*{5.0 PIN DESCRIPTIONS (Continued)}
\begin{tabular}{|c|c|}
\hline Symbol & Name and Function \\
\hline READY & Ready input to lengthen external memory cycles. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available in the CCR. \\
\hline HSI & Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI. 2 and HSI.3. Two of them (HSI. 2 and HSI.3) are shared with the HSO Unit. \\
\hline HSO & Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO. 4 and HSO.5. Two of them (HSO. 4 and HSO.5) are shared with the HSI Unit. \\
\hline Port \(0+\) & 8 -bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. \\
\hline Port 1 \(\dagger\) & 8 -bit quasi-bidirectional I/O port. \\
\hline Port 2 \(\dagger\) & 8 -bit multi-functional port. Six of its pins are shared with other functions in the 8096BH, the remaining 2 are quasi-bidirectional. \\
\hline Ports 3 and 4 & 8 -bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus. Ports 3 and 4 are also used as a command, address and data path by EPROM devices operating in the Programming Mode. \\
\hline PMODE & Determines the EPROM programming mode. \\
\hline \(\overline{\text { PACT }}\) & A low signal in Auto Programming Mode indicates that programming is in progress. A high signal indicates programming is complete. \\
\hline PVAL & A low signal in Auto Programming Mode indicates that the device was programmed correctly. \\
\hline SALE & A falling edge of Auto Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (output from master). \\
\hline SPROG & A falling edge in Auto Programming Mode indicates that Ports 3 and 4 contain valid programming data (output from master). \\
\hline SID & Assigns a pin of Ports 3 and 4 to each slave to pass programming verification. \\
\hline PALE & A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (input to slave). \\
\hline PROG & A falling edge in Slave Programming Mode indicates that Ports 3 and 4 contain valid programming data (input to slave). \\
\hline PVER & A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly. \\
\hline PVAL & A high signal in Slave Programming Mode indicates the device was programmed correctly. \\
\hline \(\overline{\mathrm{PDO}}\) & A low signal in Slave Programming Mode indicates that the PROG pulse was applied for longer than allowed. \\
\hline
\end{tabular}
*Not available on Shrink-DIP package.
\(\dagger\) Not available on 48-pin device.
\(\ddagger\) Port 0.0.1.2.3 not available on 48-pin device.

\subsection*{6.0 OPCODE TABLE}
\begin{tabular}{|c|c|}
\hline Opcode & Instruction \\
\hline 00 & SKIP \\
\hline 01 & CLR \\
\hline 02 & NOT \\
\hline 03 & NEG \\
\hline 04 & XCH \\
\hline 05 & DEC \\
\hline 06 & EXT \\
\hline 07 & INC \\
\hline 08 & SHR \\
\hline 09 & SHL \\
\hline OA & SHRA \\
\hline OB & RESERVED** \\
\hline OC & SHRL \\
\hline OD & SHLL \\
\hline OE & SHRAL \\
\hline OF & NORML \\
\hline 10 & RESERVED** \\
\hline 11 & CLRB \\
\hline 12 & NOTB \\
\hline 13 & NEGB \\
\hline 14 & XCHB \\
\hline 15 & DECB \\
\hline 16 & EXTB \\
\hline 17 & INCB \\
\hline 18 & SHRB \\
\hline 19 & SHLB \\
\hline 1A & SHRAB \\
\hline 1 B & RESERVED** \\
\hline 1 C & RESERVED** \\
\hline 1D & RESERVED** \\
\hline 1E & RESERVED** \\
\hline \(1 F\) & RESERVED** \\
\hline 20 & SJMP \\
\hline 21 & SJMP \\
\hline 22 & SJMP \\
\hline 23 & SJMP \\
\hline 24 & SJMP \\
\hline 25 & SJMP \\
\hline 26 & SJMP \\
\hline 27 & SJMP \\
\hline 28 & SCALL \\
\hline 29 & SCALL \\
\hline 2A & SCALL \\
\hline 28 & SCALL \\
\hline 2 C & SCALL \\
\hline 2D & SCALL \\
\hline 2 E & SCALL \\
\hline 2 F & SCALL \\
\hline 30 & JBC \\
\hline 31 & JBC \\
\hline 32 & JBC \\
\hline 33 & JBC \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Opcode & Instruction \\
\hline 34 & JBC \\
\hline 35 & JBC \\
\hline 36 & JBC \\
\hline 37 & JBC \\
\hline 38 & JBS \\
\hline 39 & JBS \\
\hline 3A & JBS \\
\hline 3B & JBS \\
\hline 3 C & JBS \\
\hline 3D & JBS \\
\hline 3E & JBS \\
\hline 3 F & JBS \\
\hline 40 & AND DIRECT (3 OPS) \\
\hline 41 & AND IMMEDIATE (3 OPS) \\
\hline 42 & AND INDIRECT (3 OPS) \\
\hline 43 & AND INDEXED (3 OPS) \\
\hline 44 & ADD DIRECT (3 OPS) \\
\hline 45 & ADD IMMEDIATE (3 OPS) \\
\hline 46 & ADD INDIRECT (3 OPS) \\
\hline 47 & ADD INDEXED (3 OPS) \\
\hline 48 & SUB DIRECT (3 OPS) \\
\hline 49 & SUB IMMEDIATE (3 OPS) \\
\hline 4A & SUB INDIRECT (3 OPS) \\
\hline 4B & SUB INDEXED (3 OPS) \\
\hline 4 C & MULU DIRECT (3 OPS) \\
\hline 4D & MULU IMMEDIATE (3 OPS) \\
\hline 4E & MULU INDIRECT (3 OPS) \\
\hline 4F & MULU INDEXED (3 OPS) \\
\hline 50 & ANDB DIRECT (3 OPS) \\
\hline 51 & ANDB IMMEDIATE (3 OPS) \\
\hline 52 & ANDB INDIRECT (3 OPS) \\
\hline 53 & ANDB INDEXED (3 OPS) \\
\hline 54 & ADDB DIRECT (3 OPS) \\
\hline 55 & ADDB IMMEDIATE (3 OPS) \\
\hline 56 & ADDB INDIRECT (3 OPS) \\
\hline 57 & ADDB INDEXED ( 3 OPS) \\
\hline 58 & SUBB DIRECT (3 OPS) \\
\hline 59 & SUBB IMMEDIATE (3 OPS) \\
\hline 5A & SUBB INDIRECT (3 OPS) \\
\hline 5B & SUBB INDEXED (3 OPS) \\
\hline 5C & MULUB DIRECT (3 OPS) \\
\hline 5D & MULUB IMMEDIATE (3 OPS) \\
\hline 5E & MULUB INDIRECT (3 OPS) \\
\hline 5 F & MULUB INDEXED (3 OPS) \\
\hline 60 & AND DIRECT (2 OPS) \\
\hline 61 & AND IMMEDIATE (2 OPS) \\
\hline 62 & AND INDIRECT (2 OPS) \\
\hline 63 & AND INDEXED (2 OPS) \\
\hline 64 & ADD DIRECT (2 OPS) \\
\hline 65 & ADD IMMEDIATE (2 OPS) \\
\hline 66 & ADD INDIRECT (2 OPS) \\
\hline 67 & ADD INDEXED (2 OPS) \\
\hline
\end{tabular}
6.0 OPCODE TABLE (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Opcode & Instruction & Opcode & Instruction \\
\hline 68 & SUB DIRECT (2 OPS) & 9 C & DIVUB DIRECT \\
\hline 69 & SUB IMMEDIATE (2 OPS) & 9 D & DIVUB IMMEDIATE \\
\hline 6A & SUB INDIRECT (2 OPS) & 9 E & DIVUB INDIRECT \\
\hline 6 B & SUB INDEXED (2 OPS) & 9 F & DIVUB INDEXED \\
\hline 6C & MULU DIRECT (2 OPS) & AO & LD DIRECT \\
\hline 6 D & MULU IMMEDIATE (2 OPS) & A1 & LD IMMEDIATE \\
\hline 6E & MULU INDIRECT (2 OPS) & A2 & LD INDIRECT \\
\hline 6 F & MULU INDEXED (2 OPS) & A3 & LD INDEXED \\
\hline 70 & ANDB DIRECT (2 OPS) & A4 & ADDC DIRECT \\
\hline 71 & ANDB IMMEDIATE (2 OPS) & A5 & ADDC IMMEDIATE \\
\hline 72 & ANDB INDIRECT (2 OPS) & A6 & ADDC INDIRECT \\
\hline 73 & ANDB INDEXED (2 OPS) & A7 & ADDC INDEXED \\
\hline 74 & ADDB DIRECT (2 OPS) & A8 & SUBC DIRECT \\
\hline 75 & ADDB IMMEDIATE (2 OPS) & A9 & SUBC IMMEDIATE \\
\hline 76 & ADDB INDIRECT (2 OPS) & AA & SUBC INDIRECT \\
\hline 77 & ADDB INDEXED (2 OPS) & AB & SUBC INDEXED \\
\hline 78 & SUBB DIRECT (2 OPS) & AC & LDBZE DIRECT \\
\hline 79 & SUBB IMMEDIATE (2 OPS) & AD & LDBZE IMMEDIATE \\
\hline 7A & SUBB INDIRECT (2 OPS) & AE & LDBZE INDIRECT \\
\hline 7B & SUBB INDEXED (2 OPS) & AF & LDBZE INDEXED \\
\hline 7C & MULUB DIRECT (2 OPS) & 80 & LDB DIRECT \\
\hline 70 & MULUB IMMEDIATE (2 OPS) & B1 & LDB IMMEDIATE \\
\hline 7E & MULUB INDIRECT (2 OPS) & B2 & LDB INDIRECT \\
\hline 7F & MULUB INDEXED (2 OPS) & B3 & LDB INDEXED \\
\hline 80 & OR DIRECT & B4 & ADDCB DIRECT \\
\hline 81 & OR IMMEDIATE & B5 & ADDCB IMMEDIATE \\
\hline 82 & OR INDIRECT & B6 & ADDCB INDIRECT \\
\hline 83 & OR INDEXED & B7 & ADDCB INDEXED \\
\hline 84 & XOR DIRECT & B8 & SUBCB DIRECT \\
\hline 85 & XOR IMMEDIATE & B9 & SUBCB IMMEDIATE \\
\hline 86 & XOR INDIRECT & BA & SUBCB INDIRECT \\
\hline 87 & XOR INDEXED & BB & SUBCB INDEXED \\
\hline 88 & CMP DIRECT & BC & LDBSE DIRECT \\
\hline 89 & CMP IMMEDIATE & BD & LDBSE IMMEDIATE \\
\hline 8A & CMP INDIRECT & BE & LDBSE INDIRECT \\
\hline 8B & CMP INDEXED & BF & LDBSE INDEXED \\
\hline 8 C & DIVU DIRECT & CO & ST DIRECT \\
\hline 8D & DIVU IMMEDIATE & C1 & RESERVED** \\
\hline 8 E & DIVU INDIRECT & C2 & ST INDIRECT \\
\hline 8 F & DIVU INDEXED & C3 & ST INDEXED \\
\hline 90 & ORB DIRECT & C4 & STB DIRECT \\
\hline 91 & ORB IMMEDIATE & C5 & RESERVED** \\
\hline 92 & ORB INDIRECT & C6 & STB INDIRECT \\
\hline 93 & ORB INDEXED & C7 & STB INDEXED \\
\hline 94 & XORB DIRECT & C8 & PUSH DIRECT \\
\hline 95 & XORB IMMEDIATE & C9 & PUSH IMMEDIATE \\
\hline 96 & XORB INDIRECT & CA & PUSH INDIRECT \\
\hline 97 & XORB INDEXED & CB & PUSH INDEXED \\
\hline 98 & CMPB DIRECT & CC & POP DIRECT \\
\hline 99 & CMPB IMMEDIATE & CD & RESERVED** \\
\hline 9A & CMPB INDIRECT & CE & POP INDIRECT \\
\hline 98 & CMPB INDEXED & CF & POP INDEXED \\
\hline
\end{tabular}

\subsection*{6.0 OPCODE TABLE (Continued)}
\begin{tabular}{|c|l|}
\hline Opcode & \multicolumn{1}{|c|}{ Instruction } \\
\hline D0 & JNST \\
D1 & JNH \\
D2 & JGT \\
D3 & JNC \\
D4 & JNVT \\
D5 & JNV \\
D6 & JGE \\
D7 & JNE \\
D8 & JST \\
D9 & JH \\
DA & JLE \\
DB & JC \\
DC & JVT \\
DD & JV \\
DE & JLT \\
DF & JE \\
E0 & DJNZ \\
E1 & RESERVED** \\
E2 & RESERVED** \\
E3 & BR (INDIRECT) \\
E4 & RESERVED** \\
E5 & RESERVED** \\
E6 & RESERVED** \\
E7 & LJMP \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline Opcode & \multicolumn{1}{|c|}{ Instruction } \\
\hline E8 & RESERVED** \\
E9 & RESERVED** \\
EA & RESERVED** \\
EB & RESERVED** \\
EC & RESERVED** \\
ED & RESERVED** \\
EE & RESERVED** \\
EF & LCALL \\
F0 & RET \\
F1 & RESERVED** \\
F2 & PUSHF \\
F3 & POPF \\
F4 & RESERVED** \\
F5 & RESERVED** \\
F6 & RESERVED** \\
F7 & TRAP \\
F8 & CLRC \\
F9 & SETC \\
FA & DI \\
FB & EI \\
FC & CLRVT \\
FD & NOP \\
FE & *DIV/DIVB/MUL/MULB \\
FF & RST \\
\hline
\end{tabular}

\footnotetext{
Two Byte Instruction
**Opcodes which do not have a corresponding instruction will not generate an interrupt if executed.
}

\subsection*{7.0 INSTRUCTION SUMMARY}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[b]{2}{*}{Operation (Note 1)} & \multicolumn{6}{|c|}{Flags} & \multirow{2}{*}{Notes} \\
\hline & & & z & N & c & \(v\) & VT & ST & \\
\hline ADD/ADDB & 2 & \(\mathrm{D} \leftarrow \mathrm{D}+\mathrm{A}\) & \(\nu\) & \(\sim\) & \(\checkmark\) & - & \(\uparrow\) & - & \\
\hline ADD/ADDB & 3 & \(D \leftarrow B+A\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\uparrow\) & - & \\
\hline ADDC/ADDCB & 2 & \(D \leftarrow D+A+C\) & \(\downarrow\) & \(\checkmark\) & \(\sim\) & \(\sim\) & \(\uparrow\) & - & \\
\hline SUB/SUBB & 2 & \(D \leftarrow D-A\) & \(\sim\) & \(\sim\) & \(\checkmark\) & \(\checkmark\) & \(\uparrow\) & - & \\
\hline SUB/SUBB & 3 & \(D \leftarrow B-A\) & ம & \(\stackrel{\square}{ }\) & - & \(\checkmark\) & \(\uparrow\) & - & \\
\hline SUBC/SUBCB & 2 & \(D \leftarrow D-A+C-1\) & \(\downarrow\) & \(\checkmark\) & \(\nu\) & \(\checkmark\) & \(\uparrow\) & - & \\
\hline CMP/CMPB & 2 & D-A & \(\sim\) & \(\sim\) & \(\checkmark\) & \(\sim\) & \(\uparrow\) & - & \\
\hline MUL/MULU & 2 & \(\mathrm{D}, \mathrm{D}+2 \leftarrow \mathrm{D}^{*} \mathrm{~A}\) & - & - & - & - & - & ? & 2 \\
\hline MUL/MULU & 3 & \(\mathrm{D}, \mathrm{D}+2 \leftarrow \mathrm{~B}^{*} \mathrm{~A}\) & - & - & - & - & - & ? & 2 \\
\hline MULB/MULUB & 2 & \(D, D+1 \leftarrow D^{*} A\) & - & - & - & - & - & ? & 3 \\
\hline MULB/MULUB & 3 & \(D, D+1 \leftarrow B^{*} A\) & - & - & - & - & - & ? & 3 \\
\hline DIVU & 2 & \(\mathrm{D} \leftarrow(\mathrm{D}, \mathrm{D}+2) / \mathrm{A}, \mathrm{D}+2 \leftarrow\) remainder & - & - & - & \(\stackrel{\square}{ }\) & \(\uparrow\) & - & 2 \\
\hline DIVUB & 2 & \(\mathrm{D} \leftarrow(\mathrm{D}, \mathrm{D}+1) / \mathrm{A}, \mathrm{D}+1 \leftarrow\) remainder & - & - & - & \(\checkmark\) & \(\uparrow\) & - & 3 \\
\hline DIV & 2 & \(\mathrm{D} \leftarrow(\mathrm{D}, \mathrm{D}+2) / \mathrm{A}, \mathrm{D}+2 \leftarrow\) remainder & - & - & - & ? & \(\uparrow\) & - & \\
\hline DIVB & 2 & \(\mathrm{D} \leftarrow(\mathrm{D}, \mathrm{D}+1) / \mathrm{A}, \mathrm{D}+1 \leftarrow\) remainder & - & - & - & ? & \(\uparrow\) & - & \\
\hline AND/ANDB & 2 & \(D \leftarrow D\) and \(A\) & \(\checkmark\) & \(\nu\) & 0 & 0 & - & - & \\
\hline AND/ANDB & 3 & \(D \leftarrow B\) and \(A\) & \(\nu\) & \(\checkmark\) & 0 & 0 & - & - & \\
\hline OR/ORB & 2 & \(\mathrm{D} \leftarrow \mathrm{D}\) or A & \(\sim\) & \(\checkmark\) & 0 & 0 & - & - & \\
\hline XOR/XORB & 2 & \(\mathrm{D} \leftarrow \mathrm{D}\) (excl. or) A & \(\nu\) & \(\checkmark\) & 0 & 0 & - & - & \\
\hline LD/LDB & 2 & \(D \leftarrow A\) & - & - & - & - & - & - & \\
\hline ST/STB & 2 & \(A \leftarrow D\) & - & - & - & - & - & - & \\
\hline LDBSE & 2 & \(D \leftarrow A ; D+1 \leftarrow \operatorname{SIGN}(\mathrm{~A})\) & - & - & - & - & - & - & 3, 4 \\
\hline LDBZE & 2 & \(D \leftarrow A_{i} D+1 \leftarrow 0\) & - & - & - & - & - & - & 3, 4 \\
\hline PUSH & 1 & \(\mathrm{SP} \leftarrow \mathrm{SP}-2 ;(\mathrm{SP}) \leftarrow \mathrm{A}\) & - & - & - & - & - & - & \\
\hline POP & 1 & \(\mathrm{A} \leftarrow(\mathrm{SP}) ; \mathrm{SP} \leftarrow \mathrm{SP}+2\) & - & - & - & - & - & - & \\
\hline PUSHF & 0 & \[
\begin{aligned}
& \text { SP } \leftarrow S P-2 ;(S P) \leftarrow P S W ; \quad \\
& P S W \leftarrow 0000 \mathrm{H}
\end{aligned}
\] & 0 & 0 & 0 & 0 & 0 & 0 & \\
\hline POPF & 0 & \(\mathrm{PSW} \leftarrow(\mathrm{SP}) ; \mathrm{SP} \leftarrow \mathrm{SP}+2 ; \quad 1 \leftarrow \nu\) & \(\sim\) & \(\stackrel{\rightharpoonup}{r}\) & \(\nu\) & \(\checkmark\) & \(\checkmark\) & \(\sim\) & \\
\hline SJMP & 1 & \(P C \leftarrow P C+11\)-bit offset & - & - & - & - & - & - & 5 \\
\hline LJMP & 1 & \(P C \leftarrow P C+16\)-bit offset & - & - & - & - & - & - & 5 \\
\hline BR [indirect] & 1 & \(P C \leftarrow(A)\) & - & - & - & - & - & - & \\
\hline SCALL & 1 & \[
\begin{aligned}
& S P \leftarrow S P-2 ;(S P) \leftarrow P C ; \\
& P C \leftarrow P C+11 \text {-bit offset }
\end{aligned}
\] & - & - & - & - & - & - & 5 \\
\hline LCALL & 1 & \[
\begin{aligned}
& S P \leftarrow S P-2 ;(S P) \leftarrow P C ; \\
& P C \leftarrow P C+16 \text {-bit offset }
\end{aligned}
\] & - & - & - & - & - & - & 5 \\
\hline RET & 0 & \(\mathrm{PC} \leftarrow(\mathrm{SP}) ; \mathrm{SP} \leftarrow \mathrm{SP}+2\) & - & - & - & - & - & - & \\
\hline
\end{tabular}

\subsection*{7.0 INSTRUCTION SUMMARY (Continued)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[b]{2}{*}{Operation (Note 1)} & \multicolumn{6}{|c|}{Flags} & \multirow[b]{2}{*}{Notes} \\
\hline & & & z & N & C & V & VT & ST & \\
\hline \(J\) (conditional) & 1 & \(\mathrm{PC} \leftarrow \mathrm{PC}+8\)-bit offset (if taken) & - & - & - & - & - & - & 5 \\
\hline JC & 1 & Jump if \(\mathrm{C}=1\) & - & - & - & - & - & - & 5 \\
\hline JNC & 1 & Jump if C \(=0\) & - & - & - & - & - & - & 5 \\
\hline JE & 1 & Jump if \(Z=1\) & - & - & - & - & - & - & 5 \\
\hline JNE & 1 & Jump if \(Z=0\) & - & - & - & - & - & - & 5 \\
\hline JGE & 1 & Jump if \(\mathrm{N}=0\) & - & - & - & - & - & - & 5 \\
\hline JLT & 1 & Jump if \(\mathrm{N}=1\) & - & - & - & - & - & - & 5 \\
\hline JGT & 1 & Jump if \(\mathrm{N}=0\) and \(\mathrm{Z}=0\) & - & - & - & - & - & - & 5 \\
\hline JLE & 1 & Jump if \(\mathrm{N}=1\) or \(\mathrm{Z}=1\) & - & - & - & - & - & - & 5 \\
\hline JH & 1 & Jump if \(C=1\) and \(Z=0\) & - & - & - & - & - & - & 5 \\
\hline JNH & 1 & Jump if \(\mathrm{C}=0\) or \(Z=1\) & - & - & - & - & - & - & 5 \\
\hline JV & 1 & Jump if \(V=1\) & - & - & - & - & - & - & 5 \\
\hline JNV & 1 & Jump if \(V=0\) & - & - & - & - & - & - & 5 \\
\hline JVT & 1 & Jump if VT = 1; Clear VT & - & - & - & - & 0 & - & 5 \\
\hline JNVT & 1 & Jump if VT \(=0\); Clear VT & - & - & - & - & 0 & - & 5 \\
\hline JST & 1 & Jump if ST \(=1\) & - & - & - & - & - & - & 5 \\
\hline JNST & 1 & Jump if ST \(=0\) & - & - & - & - & - & - & 5 \\
\hline JBS & 3 & Jump if Specified Bit \(=1\) & - & - & - & - & - & - & 5,6 \\
\hline JBC & 3 & Jump if Specified Bit \(=0\) & - & - & - & - & - & - & 5,6 \\
\hline DJNZ & 1 & \[
\begin{aligned}
& D \leftarrow D-1 \text { if } D \neq 0 \text { then } \\
& P C \leftarrow P C+8 \text {-bit offset }
\end{aligned}
\] & - & - & - & - & - & - & 5 \\
\hline DEC/DECB & 1 & \(\mathrm{D} \leftarrow \mathrm{D}-1\) & \(\stackrel{\square}{\square}\) & \(\checkmark\) & \(\stackrel{r}{\sim}\) & \(\sim\) & \(\uparrow\) & - & \\
\hline NEG/NEGB & 1 & \(D \leftarrow 0-D\) & \(\nu\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\uparrow\) & - & \\
\hline INC/INCB & 1 & \(\mathrm{D} \leftarrow \mathrm{D}+1\) & \(\checkmark\) & \(\checkmark\) & \(\nu\) & \(\checkmark\) & \(\uparrow\) & - & \\
\hline EXT & 1 & \(D \leftarrow D ; D+2 \leftarrow \operatorname{Sign}(\mathrm{D})\) & \(\checkmark\) & \(\checkmark\) & 0 & 0 & - & - & 2 \\
\hline EXTB & 1 & \(D \leftarrow D ; D+1 \leftarrow \operatorname{Sign}(\mathrm{D})\) & \(\stackrel{r}{r}\) & \(\stackrel{\rightharpoonup}{ }\) & 0 & 0 & - & - & 3 \\
\hline NOT/NOTB & 1 & \(\mathrm{D} \leftarrow\) Logical Not ( D ) & \(\nu\) & \(-\) & 0 & 0 & - & - & \\
\hline CLR/CLRB & 1 & \(\mathrm{D} \leftarrow 0\) & 1 & 0 & 0 & 0 & - & - & \\
\hline SHL/SHLB/SHLL & 2 & \(\mathrm{C} \leftarrow \mathrm{msb}-----\mathrm{lsb} \leftarrow 0\) & \(\checkmark\) & ? & \(\checkmark\) & \(\checkmark\) & \(\uparrow\) & - & 7 \\
\hline SHR/SHRB/SHRL & 2 & \(0 \rightarrow \mathrm{msb}-\)---- \(\mathrm{lsb} \rightarrow \mathrm{C}\) & \(\checkmark\) & ? & \(\stackrel{\rightharpoonup}{\square}\) & 0 & - & \(\stackrel{\rightharpoonup}{\sim}\) & 7 \\
\hline SHRA/SHRAB/SHRAL & 2 & \(\mathrm{msb} \rightarrow \mathrm{msb}---\cdots-\mathrm{lsb} \rightarrow \mathrm{c}\) & \(\checkmark\) & \(\sim\) & \(\stackrel{\rightharpoonup}{\square}\) & 0 & - & \(\stackrel{\rightharpoonup}{\sim}\) & 7 \\
\hline SETC & 0 & \(c \leftarrow 1\) & - & - & 1 & - & - & - & \\
\hline CLRC & 0 & \(C \leftarrow 0\) & - & - & 0 & - & - & - & \\
\hline CLRVT & 0 & \(\mathrm{VT} \leftarrow 0\) & - & - & - & - & 0 & - & \\
\hline
\end{tabular}

\subsection*{7.0 INSTRUCTION SUMMARY (Continued)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operands} & \multirow[b]{2}{*}{Operation (Note 1)} & \multicolumn{6}{|c|}{Flags} & \multirow{2}{*}{Notes} \\
\hline & & & Z & N & C & \(V\) & VT & ST & \\
\hline RST & 0 & \(\mathrm{PC} \leftarrow 2080 \mathrm{H}\) & 0 & 0 & 0 & 0 & 0 & 0 & 8 \\
\hline DI & 0 & Disable All Interrupts ( \(1 \leftarrow 0\) ) & - & - & - & - & - & - & \\
\hline El & 0 & Enable All Interrupts ( \(1 \leftarrow 1\) ) & - & - & - & - & - & - & \\
\hline NOP & 0 & \(P C \leftarrow P C+1\) & - & - & - & - & - & - & \\
\hline SKIP & 0 & \(\mathrm{PC} \leftarrow \mathrm{PC}+2\) & - & - & - & - & - & - & \\
\hline NORML & 2 & Left shift till msb \(=1\); \(\mathrm{D} \leftarrow\) shift count & \(\checkmark\) & ? & 0 & - & - & - & 7 \\
\hline TRAP & 0 & \[
\begin{aligned}
& S P \leftarrow S P-2 ;(S P) \leftarrow P C \\
& P C \leftarrow(2010 H)
\end{aligned}
\] & - & - & - & - & - & - & 9 \\
\hline
\end{tabular}

\section*{NOTES:}
1. If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B and A must conform to the alignment rules for the required operand type. \(\mathbf{D}\) and B are locations in the Register File; A can be located anywhers in memory.
2. \(D, D+2\) are consecutive WORDS in memory; \(D\) is DOUBLE-WORD aligned.
3. \(D, D+1\) are consecutive BYTES in memory; \(D\) is WORD aligned.
4. Changes a byte to a word.
5. Offset is a 2 's complement number.
6. Specified bit is one of the 2048 bits in the register file.
7. The "L" (Long) suffix indicates double-word operation.
8. Initiates a Reset by pulling RESET low. Software should re-initialize all the necessary registers with code starting at 2080 H .
9. The assembler will not accept this mnemonic.

\subsection*{8.0 OPCODES, INSTRUCTION LENGTH AND STATE TIMES}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{} & \multirow[b]{3}{*}{9
\(\frac{8}{2}\)
\(\frac{8}{11}\)
\(\frac{11}{0}\)
0} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{DIRECT}} & \multicolumn{3}{|l|}{\multirow[b]{2}{*}{IMMEDIATE}} & \multicolumn{5}{|c|}{INDIRECTO} & \multicolumn{5}{|c|}{INDEXEDO.} \\
\hline & & & & & & & & \multicolumn{3}{|r|}{NOPMAL} & \multicolumn{2}{|l|}{AUTO-INC.} & \multicolumn{3}{|c|}{SHORT} & \multicolumn{2}{|l|}{LONG} \\
\hline & & \[
\begin{aligned}
& w \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & \[
\frac{\infty}{\mu}
\] &  & 11
0
0
0
0 & \({ }_{\text {c }}^{4}\) &  & \(W\)
0
0
0
0 &  & \[
\begin{aligned}
& \stackrel{\ominus}{4} \\
& \frac{14}{5} \\
& \frac{1}{6}
\end{aligned}
\] & in
İ
in & \[
\frac{9}{\underline{H}} \frac{9}{6}
\] & \[
\begin{aligned}
& \underline{1} \\
& \mathbf{O} \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & 4
5
\(m\) &  & - & \[
\begin{aligned}
& \Theta_{0}^{O} \\
& \frac{1}{5} \\
& \sum_{n} \\
& \hline
\end{aligned}
\] \\
\hline \multicolumn{18}{|c|}{ARITHMETIC INSTRUCTIONS} \\
\hline ADD & 2 & 64 & 3 & 4 & 65 & 4 & 5 & 66 & 3 & 6/11 & 3 & \(7 / 12\) & 67 & 4 & \(6 / 11\) & 5 & \(7 / 12\) \\
\hline ADD & 3 & 44 & 4 & 5 & 45 & 5 & 6 & 46 & 4 & \(7 / 12\) & 4 & 8/13 & 47 & 5 & \(7 / 12\) & 6 & \(8 / 13\) \\
\hline ADDB & 2 & 74 & 3 & 4 & 75 & 3 & 4 & 76 & 3 & 6111 & 3 & \(7 / 12\) & 77 & 4 & 6111 & 5 & \(7 / 12\) \\
\hline ADDB & 3 & 54 & 4 & 5 & 55 & 4 & 5 & 56 & 4 & \(7 / 12\) & 4 & 8/13 & 57 & 5 & \(7 / 12\) & 6 & \(8 / 13\) \\
\hline ADDC & 2 & A4 & 3 & 4 & A5 & 4 & 5 & A6 & 3 & 6111 & 3 & \(7 / 12\) & A7 & 4 & 6111 & 5 & \(7 / 12\) \\
\hline ADDCB & 2 & B4 & 3 & 4 & B5 & 3 & 4 & B6 & 3 & \(6 / 11\) & 3 & 7112 & B7 & 4 & 6111 & 5 & \(7 / 12\) \\
\hline SUB & 2 & 68 & 3 & 4 & 69 & 4 & 5 & 6A & 3 & 6/11 & 3 & \(7 / 12\) & 6B & 4 & 6111 & 5 & \(7 / 12\) \\
\hline SUB & 3 & 48 & 4 & 5 & 49 & 5 & 6 & 4A & 4 & \(7 / 12\) & 4 & \(8 / 13\) & 4B & 5 & \(7 / 12\) & 6 & 8/13 \\
\hline SUBB & 2 & 78 & 3 & 4 & 79 & 3 & 4 & 7 A & 3 & 6111 & 3 & \(7 / 12\) & 7B & 4 & 6111 & 5 & \(7 / 12\) \\
\hline SUBB & 3 & 58 & 4 & 5 & 59 & 4 & 5 & 5A & 4 & 7112 & 4 & \(8 / 13\) & 5B & 5 & 7/12 & 6 & 8/13 \\
\hline SUBC & 2 & A8 & 3 & 4 & A9 & 4 & 5 & AA & 3 & 6111 & 3 & 712 & AB & 4 & 6111 & 5 & 7112 \\
\hline SUBCB & 2 & B8 & 3 & 4 & B9 & 3 & 4 & BA & 3 & 6111 & 3 & \(7 / 12\) & BB & 4 & 6111 & 5 & \(7 / 12\) \\
\hline CMP & 2 & 88 & 3 & 4 & 89 & 4 & 5 & 8A & 3 & \(6 / 11\) & 3 & 7/12 & 8B & 4 & 6111 & 5 & \(7 / 12\) \\
\hline CMPB & 2 & 98 & 3 & 4 & 99 & 3 & 4 & 9 A & 3 & 6/11 & 3 & \(7 / 12\) & 9B & 4 & \(6 / 11\) & 5 & 7112 \\
\hline & & & & & & & & & & & & & & & & & \\
\hline MULU & 2 & 6C & 3 & 25 & 6D & 4 & 26 & 6E & 3 & 27/32 & 3 & 28/33 & 6F & 4 & \(27 / 32\) & 5 & 28/33 \\
\hline MULU & 3 & 4 C & 4 & 26 & 4D & 5 & 27 & 4E & 4 & 28/33 & 4 & \(29 / 34\) & 4 F & 5 & \(28 / 33\) & 6 & 29134 \\
\hline MULUB & 2 & 7 C & 3 & 17 & 7D & 3 & 17 & 7E & 3 & 19/24 & 3 & 20/25 & 7F & 4 & \(19 / 24\) & 5 & 20125 \\
\hline MULUB & 3 & 5C & 4 & 18 & 5D & 4 & 18 & 5E & 4 & 20/25 & 4 & 21/26 & 5 F & 5 & \(20 / 25\) & 6 & \(21 / 26\) \\
\hline MUL & 2 & (2) & 4 & 29 & (2) & 5 & 30 & (2) & 4 & 31/36 & 4 & 32/37 & (2) & 5 & 31/36 & 6 & 32/37 \\
\hline MUL & 3 & (2) & 5 & 30 & (2) & 6 & 31 & (2) & 5 & 32/37 & 5 & 33/38 & (2) & 6 & \(32 / 37\) & 7 & 33/38 \\
\hline MULB & 2 & (2) & 4 & 21 & (2) & 4 & 21 & (2) & 4 & 23/28 & 4 & \(24 / 29\) & (2) & 5 & 23/28 & 6 & 24/29 \\
\hline MULB & 3 & (2) & 5 & 22 & (2) & 5 & 22 & (2) & 5 & 24/29 & 5 & 25/30 & (2) & 6 & 24/29 & 7 & 25/30 \\
\hline DIVU & 2 & 8 C & 3 & 25 & 8D & 4 & 26 & 8E & 3 & \(28 / 32\) & 3 & \(29 / 33\) & 8F & 4 & \(28 / 32\) & 5 & \(29 / 33\) \\
\hline DIVUB & 2 & 9 C & 3 & 17 & 9 D & 3 & 17 & 9E & 3 & \(20 / 24\) & 3 & 21/25 & 9 F & 4 & \(20 / 24\) & 5 & 21/25 \\
\hline DIV & 2 & (2) & 4 & 29 & (2) & 5 & 30 & (2) & 4 & 32/36 & 4 & 33/37 & (2) & 5 & 32/36 & 6 & \(33 / 37\) \\
\hline DIVB & 2 & (2) & 4 & 21 & (2) & 4 & 21 & (2) & 4 & 24/28 & 4 & 25/29 & (2) & 5 & 24/28 & 6 & 25/29 \\
\hline
\end{tabular}

\section*{NOTES:}
*Long indexed and Indirect + instructions have identical opcodes with Short indexed and Indirect modes, respectively. The second byte of instructions using any Indirect or indexed addressing mode specilies the exact mode used. If the second byte is even, use Indirect or Short indexed. If it is odd, use Indirect + or Long indexed. In all cases the second byte of the instruction always specifies an even (word) location for the address referenced.
(1) Number of state times shown for internal/external operands.
(2) The opcodes for signed multiply and divide are the opcodes for the unsigned functions with an "FE" appended as a prefix.
(0) State times shown for 16-bit bus.

\section*{8．0 OPCODES，INSTRUCTION LENGTH AND STATE TIMES（Continued）}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{\[
\begin{aligned}
& 0 \\
& \frac{0}{2} \\
& 0 \\
& 0 \\
& \text { 要 } \\
& \frac{2}{2}
\end{aligned}
\]} & \multirow[b]{3}{*}{\[
\begin{aligned}
& 8 \\
& 0 \\
& 2 \\
& \frac{1}{2} \\
& \frac{10}{0} \\
& 0
\end{aligned}
\]} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{DIAECT}} & \multicolumn{3}{|l|}{\multirow[b]{2}{*}{IMMEDIATE}} & \multicolumn{5}{|c|}{INDIRECTO} & \multicolumn{5}{|c|}{INDEXED®} \\
\hline & & & & & & & & \multicolumn{3}{|c|}{NORMAL} & \multicolumn{2}{|l|}{AUTO－INC．} & \multicolumn{3}{|c|}{SHORT} & \multicolumn{2}{|r|}{LONG} \\
\hline & & 14
0
0
0
0
0 & \[
\left.\begin{array}{|c}
\stackrel{9}{5} \\
\frac{0}{0}
\end{array} \right\rvert\,
\] &  & M
0
0
0
0
0 & \[
\underset{\sim}{\underset{\omega}{\mu}}
\] &  & \[
\begin{aligned}
& \mu \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { 曷首 } \\
& \frac{1}{6} \\
& \hline
\end{aligned}
\] & 号 &  & \[
\begin{aligned}
& \text { 山 } \\
& 0 \\
& 8 \\
& 0 \\
& 0
\end{aligned}
\] & 号 & \[
\begin{aligned}
& 98 \\
& \frac{98}{6} \frac{4}{6} \\
& \frac{4}{6}
\end{aligned}
\] & 嫘 & 軎显 \\
\hline \multicolumn{18}{|c|}{LOGICAL INSTRUCTIONS} \\
\hline AND & 2 & 60 & 3 & 4 & 61 & 4 & 5 & 62 & 3 & 6／11 & 3 & \(7 / 12\) & 63 & 4 & 6／11 & 5 & \(7 / 12\) \\
\hline AND & 3 & 40 & 4 & 5 & 41 & 5 & 6 & 42 & 4 & \(7 / 12\) & 4 & 8／13 & 43 & 5 & \(7 / 12\) & 6 & \(8 / 13\) \\
\hline ANDB & 2 & 70 & 3 & 4 & 71 & 3 & 4 & 72 & 3 & 6／11 & 3 & 7112 & 73 & 4 & 6111 & 5 & \(7 / 12\) \\
\hline ANDB & 3 & 50 & 4 & 5 & 51 & 4 & 5 & 52 & 4 & \(7 / 12\) & 4 & \(8 / 13\) & 53 & 5 & 7112 & 6 & 8／13 \\
\hline OR & 2 & 80 & 3 & 4 & 81 & 4 & 5 & 82 & 3 & 6／11 & 3 & 7112 & 83 & 4 & 6111 & 5 & 7112 \\
\hline ORB & 2 & 90 & 3 & 4 & 91 & 3 & 4 & 92 & 3 & 6／11 & 3 & 712 & 93 & 4 & 6111 & 5 & \(7 / 12\) \\
\hline XOR & 2 & 84 & 3 & 4 & 85 & 4 & 5 & 86 & 3 & \(6 / 11\) & 3 & \(7 / 12\) & 87 & 4 & \(6 / 11\) & 5 & 7112 \\
\hline XORB & 2 & 94 & 3 & 4 & 95 & 3 & 4 & 96 & 3 & \(6 / 11\) & 3 & \(7 / 12\) & 97 & 4 & 6111 & 5 & 7112 \\
\hline \multicolumn{18}{|c|}{DATA TRANSFER INSTRUCTIONS} \\
\hline LD & 2 & A0 & 3 & 4 & Al & 4 & 5 & A2 & 3 & \(6 / 11\) & 3 & 7／12 & A3 & 4 & 6／11 & 5 & \(7 / 12\) \\
\hline LDB & 2 & B0 & 3 & 4 & B1 & 3 & 4 & B2 & 3 & 6／11 & 3 & \(7 / 12\) & B3 & 4 & \(6 / 11\) & 5 & \(7 / 12\) \\
\hline ST & 2 & C0 & 3 & 4 & － & － & － & C2 & 3 & 7111 & 3 & \(8 / 12\) & C3 & 4 & \(7 / 11\) & 5 & \(8 / 12\) \\
\hline STB & 2 & C4 & 3 & 4 & － & － & － & C6 & 3 & 7111 & 3 & \(8 / 12\) & C7 & 4 & \(7 / 11\) & 5 & 8／12 \\
\hline LDBSE & 2 & BC & 3 & 4 & BD & 3 & 4 & BE & 3 & \(6 / 11\) & 3 & 7／12 & BF & 4 & 6／11 & 5 & 7112 \\
\hline LDBZE & 2 & AC & 3 & 4 & AD & 3 & 4 & AE & 3 & \(6 / 11\) & 3 & 7／12 & AF & 4 & \(6 / 11\) & 5 & 7112 \\
\hline \multicolumn{18}{|c|}{STACK OPERATIONS（internal siack）} \\
\hline PUSH & 1 & C8 & 2 & 8 & C9 & 3 & 8 & CA & 2 & \(11 / 15\) & 2 & 12／16 & CB & 3 & 11／15 & 4 & 12／16 \\
\hline POP & 1 & CC & 2 & 12 & － & － & － & CE & 2 & 14／18 & 2 & 14／18 & CF & 3 & \(14 / 18\) & 4 & \(14 / 18\) \\
\hline PUSHF & 0 & F2 & 1 & 8 & & & & & & & & & & & & & \\
\hline POPF & 0 & \(F 3\) & 1 & 9 & & & & & & & & & & & & & \\
\hline \multicolumn{18}{|c|}{STACK OPERATIONS（external stack）} \\
\hline PUSH & 1 & C8 & 2 & 12 & C9 & 3 & 12 & CA & 2 & 15／19 & 2 & 16／20 & CB & 3 & 15／19 & 4 & 16／20 \\
\hline POP & 1 & CC & 2 & 14 & － & － & － & CE & 2 & 16／20 & 2 & 16／20 & CF & 3 & 16／20 & 4 & 16／20 \\
\hline PUSHF & 0 & F2 & 1 & 12 & & & & & & & & & & & & & \\
\hline POPF & 0 & F3 & 1 & 13 & & & & & & & & & & & & & \\
\hline \multicolumn{18}{|c|}{JUMPS AND CALLS} \\
\hline MNEMO & NIC & \multicolumn{3}{|l|}{OPCODE} & \multicolumn{2}{|l|}{BYTES} & \multicolumn{2}{|l|}{STATES} & \multicolumn{3}{|l|}{MNEMONIC} & \multicolumn{2}{|l|}{OPCODE} & \multicolumn{2}{|l|}{BYTES} & \multicolumn{2}{|l|}{STATES} \\
\hline LJMP & & \multicolumn{3}{|l|}{E7} & \multicolumn{2}{|l|}{3} & \multicolumn{2}{|c|}{8} & \multicolumn{3}{|l|}{LCALL} & \multicolumn{2}{|l|}{EF} & \multicolumn{2}{|r|}{3} & \multicolumn{2}{|l|}{13／160} \\
\hline SJMP & & \multicolumn{3}{|l|}{20－27（4）} & \multicolumn{2}{|l|}{2} & \multicolumn{2}{|c|}{8} & \multicolumn{3}{|l|}{SCALL} & \multicolumn{2}{|l|}{28－2F（4）} & & 2 & & 160 \\
\hline BRI I & & \multicolumn{3}{|l|}{E3} & \multicolumn{2}{|l|}{2} & \multicolumn{2}{|c|}{8} & \multicolumn{3}{|l|}{RET} & \multicolumn{2}{|l|}{FO} & & 1 & & 16（3） \\
\hline & & & & & & & & & \multicolumn{3}{|l|}{TRAP（3）} & \multicolumn{2}{|l|}{F7} & & 1 & & 124 \\
\hline
\end{tabular}

272110－21

\section*{NOTES：}
（1）Number of state times shown for internal／external operands．
（3）The assembler does not accept this mnemonic．
（a）The least significant 3 bits of the opcode are concatenated with the following 8 bits to form an 11－bit，2＇s complement， offset for the relative call or jump．
（3）State times for stack located internal／external．
（©）State times shown for 16 －bit bus．

\subsection*{8.0 OPCODES, INSTRUCTION LENGTH AND STATE TIMES (Continued)}

CONDITIONAL JUMPS
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline \multicolumn{7}{|c|}{ All conditional jumps are 2 byte instructions. They require 8 state times if the jump is taken, 4 if it is not.(8) } \\
\hline MNEMONIC & OPCODE & MNEMONIC & OPCODE & MNEMONIC & OPCODE & MNEMONIC & OPCODE \\
\hline JC & OB & JE & DF & JGE & D6 & JGT & D2 \\
\hline JNC & D3 & JNE & D7 & JLT & DE & JLE & DA \\
\hline JH & D9 & JV & DD & JVT & DC & JST & D8 \\
\hline JNH & D1 & JNV & D5 & JNVT & D4 & JNST & D0 \\
\hline
\end{tabular}

JUMP ON BIT CLEAR OR BIT SET
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|c|}{ These instructions are 3 byte instructions. They require 9 state times if the jump is taken, 5 if it is not.(8) } \\
\cline { 2 - 10 } & \multicolumn{9}{|c|}{ BIT NUMBER } \\
\hline MNEMONIC & \(\mathbf{0}\) & \(\mathbf{1}\) & \(\mathbf{2}\) & \(\mathbf{3}\) & \(\mathbf{4}\) & \(\mathbf{5}\) & 6 & \(\mathbf{7}\) \\
\hline JBC & 30 & 31 & 32 & 33 & 34 & 35 & 36 & 37 \\
\hline JBS & 38 & 39 & 3 A & 3 B & 3 C & 3 D & 3 E & 3 F \\
\hline
\end{tabular}

LOOP CONTROL
\begin{tabular}{|l|c|c|c|}
\hline MNEMONIC & OPCODE & BYTES & STATE TIMES \\
\hline DJNZ & EO & 3 & \(5 / 9\) STATE TIME (NOT TAKEN/TAKEN)(8) \\
\hline
\end{tabular}

SINGLE REGISTER INSTRUCTIONS
\begin{tabular}{|l|c|c|c|l|c|c|c|}
\hline MNEMONIC & OPCODE & BYTES & STATES(8) & MNEMONIC & OPCODE & BYTES & STATES(8) \\
\hline DEC & 05 & 2 & 4 & EXT & 06 & 2 & 4 \\
\hline DECB & 15 & 2 & 4 & EXTB & 16 & 2 & 4 \\
\hline NEG & 03 & 2 & 4 & NOT & 02 & 2 & 4 \\
\hline NEGB & 13 & 2 & 4 & NOTB & 12 & 2 & 4 \\
\hline INC & 07 & 2 & 4 & CLR & 01 & 2 & 4 \\
\hline INCB & 17 & 2 & 4 & CLRB & 11 & 2 & 4 \\
\hline
\end{tabular}

SHIFT INSTRUCTIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{INSTR MNEMONIC} & \multicolumn{2}{|l|}{WORD} & \multirow[t]{2}{*}{INSTR MNEMONIC} & \multicolumn{2}{|l|}{BYTE} & \multirow[t]{2}{*}{INSTR MNEMONIC} & \multicolumn{2}{|l|}{DBL WD} & \multirow[t]{2}{*}{STATE TIMES \({ }^{(8)}\)} \\
\hline & OP & B & & OP & B & & OP & B & \\
\hline SHL & 09 & 3 & SHLB & 19 & 3 & SHLL & OD & 3 & \(7+1\) PER SHIFT(7) \\
\hline SHR & 08 & 3 & SHRB & 18 & 3 & SHRL & OC & 3 & \(7+1\) PER SHIFT 7 ) \\
\hline SHRA & OA & 3 & SHRAB & 1A & 3 & SHRAL & OE & 3 & \(7+1\) PER SHIFT(7) \\
\hline
\end{tabular}

\subsection*{8.0 OPCODES, INSTRUCTION LENGTH AND STATE TIMES (Continued)}

SPECIAL CONTROL INSTRUCTIONS
\begin{tabular}{|l|c|c|c|l|c|c|c|}
\hline MNEMONIC & OPCODE & BYTES & STATES( \({ }^{(8)}\) & MNEMONIC & OPCODE & BYTES & STATES(8) \\
\hline SETC & F9 & 1 & 4 & DI & FA & 1 & 4 \\
\hline CLRC & F8 & 1 & 4 & EI & FB & 1 & 4 \\
\hline CLRVT & FC & 1 & 4 & NOP & FD & 1 & 4 \\
\hline RST(6) & FF & 1 & 166 & SKIP & 00 & 2 & 4 \\
\hline
\end{tabular}

NORMALIZE
\begin{tabular}{|l|c|c|c|}
\hline MNEMONIC & OPCODE & BYTES & STATE TIMES \\
\hline NORML & OF & 3 & \(11+1\) PER SHIFT \\
\hline
\end{tabular}

\section*{NOTES:}
6. This instruction takes 2 states to pull RESET low, then holds it low for at least one state time to initiate a reset. The reset takes 13 states, at which time the program restarts at location 2080 H .
7. Execution will take at least 8 states, even for 0 shift.
8. State times shown for 16 -bit bus.

\subsection*{9.0 INTERRUPT TABLE}
\begin{tabular}{|l|c|c|c|}
\hline \multirow{2}{*}{ Vector } & \multicolumn{2}{|c|}{ Vector Location } & \multirow{2}{*}{ Priority } \\
\cline { 2 - 3 } & \begin{tabular}{c} 
(High \\
Byte)
\end{tabular} & \begin{tabular}{c} 
(Low \\
Byte)
\end{tabular} & \\
\hline Software Trap & 2011 H & 2010 H & Not Applicable \\
Extint & 200 FH & 200 EH & 7 (Highest) \\
Serial Port & 200 DH & 200 CH & 6 \\
Software Timers & 200 BH & 200 AH & 5 \\
HSI.0 & 2009 H & 2008 H & 4 \\
High Speed Outputs & 2007 H & 2006 H & 3 \\
HSI Data Available & 2005 H & 2004 H & 2 \\
A/D Conversion Complete & 2003 H & 2002 H & 1 \\
Timer Overflow & 2001 H & 2000 H & 0 (Lowest) \\
\hline
\end{tabular}

\subsection*{10.0 FORMULAS}
Baud Rate Calculations
Using XTAL.1:
Mode \(0:\)\begin{tabular}{l} 
Baud \\
Rate
\end{tabular}\(=\frac{\text { XTAL1 frequency }}{4 \cdot(B+1)} ; B \neq 0\)
Others: \begin{tabular}{l} 
Baud \\
Rate
\end{tabular}\(=\frac{\text { XTAL1 frequency }}{64 \cdot(B+1)}\)
Mode \(0:\)\begin{tabular}{l} 
Baud \\
Rate
\end{tabular}\(=\frac{\text { T2CLK frequency }}{B} ; B \neq 0\)
Others: \begin{tabular}{l} 
Baud \\
Rate
\end{tabular}\(=\frac{\text { T2CLK frequency }}{16 \cdot B} ; B \neq 0\)
Note that \(B\) cannot equal 0, except when using XTAL1
in other than Mode 0.

\section*{8X9XBH Signature Word}
\begin{tabular}{|c|c|}
\hline Device & Signature Word \\
\hline \(879 \times B H\) & 896FH \\
\(839 \times B H\) & 896 EH \\
809XBH & Undefined \\
\hline
\end{tabular}

\subsection*{11.0 RESET STATUS}
\begin{tabular}{|c|c|}
\hline Register & RESET Value \\
\hline Port 1 & XXXXXXXXB \\
\hline Port 2 & XX0XXXX1B \\
\hline Port 3 & 11111111B \\
\hline Port 4 & 1111111B \\
\hline PWM Control & 00H \\
\hline Serial Port (Transmit) & undefined \\
\hline Serial Port (Receive) & undefined \\
\hline Baud Rate Register & undefined \\
\hline Serial Port Control & XXXX0XXXB \\
\hline Serial Port Status & X00XXXXXB \\
\hline A/D Command & undefined \\
\hline A/D Result & undefined \\
\hline Interrupt Pending & undefined \\
\hline Interrupt Mask & 00000000B \\
\hline Timer 1 & 0000 H \\
\hline Timer 2 & 0000 H \\
\hline WDT & 0000H \\
\hline HSI Mode & XXXXXXXXB \\
\hline HSI Status & undefined \\
\hline IOSO & 00000000B \\
\hline IOS1 & 000000008 \\
\hline IOC0 & X0XOXOXOB \\
\hline 10C1 & X0X0XXX1B \\
\hline HSI FIFO & empty \\
\hline HSI CAM & empty \\
\hline HSO SFR & 000000B \\
\hline PSW & 0000H \\
\hline Stack Pointer & undefined \\
\hline Program Counter & 2080H \\
\hline Port 1 & weak pullups \\
\hline Port 2.6, Port 2.7 & weak pullups \\
\hline Ports 3 and 4 & floating \\
\hline HSO.0, HSO.1, HSO.2, HSO. 3 & low \\
\hline HSO.4, HSO. 5 & floating \\
\hline \(\overline{\text { RD }}\) & high \\
\hline WR/WRL & high \\
\hline ALE/ADV & high \\
\hline \(\overline{\text { BHE/WRH }}\) & high \\
\hline INST & low \\
\hline
\end{tabular}```


[^0]:    serial_io_isr:

    | PUSHF | ; Save the PSW |
    | :--- | :---: |
    | (Includes INT_MASK) |  |
    | LDB | INT_MASK, \#OOOOO100B |
    | EI | ; Enable interrupts again |

    Service the interrupt
    ;
    ;
    POPF ; Restore the PSW
    RET

